Generate interest, access liquidity without selling, and execute trades seamlessly. All in one platform.
Geographic restrictions, eligibility, and terms apply.
Get started with Nexo.
Custom VMs From 1 to 96 vCPUs With 99.95% Uptime
General-purpose, compute-optimized, or GPU/TPU-accelerated. Built to your exact specs.
Live migration and automatic failover keep workloads online through maintenance. One free e2-micro VM every month.
The "Open On-Chip Debugger" provides JTAG/SWD access from GDB (or directly with TCL scripts) to processors with ARM and MIPS based cores.
See website for full list of supported targets.
SIMD macro assembler unified for ARM, MIPS, PPC and x86
...At present, Intel SSE/SSE2/SSE4 and AVX/AVX2/AVX-512 (32/64-bit x86 ISAs),
ARMv7 NEON/NEONv2, ARMv8 AArch32 and AArch64 NEON, SVE (32/64-bit ARM ISAs),
MIPS 32/64-bit r5/r6 MSA and POWER 32/64-bit VMX/VSX (little/big-endian ISAs)
are mostly implemented (/w horizontal reductions) although scalar improvements,
wider SIMD vectors with zeroing/merging predicates in 3/4-operand instructions
are planned as extensions to current 2/3-operand SPMD-driven vertical SIMD ISA.
See README file.
A small simulation of an experimental customized Cpu called FlexxCpu. A virtual Cpu whose assembly instructions have been strongly influenced by old cpus architecture (8080, 6809, z80, 68k, etc...)
Please support this project by donating to this fundraiser:
-------------------------------------------
Give birth to new travel bicycles!!!
https://gofund.me/2201d2a4
-------------------------------------------
A standalone powerpc disassembler written as a wrapper over GNU libopcode library. It accepts the opcode ( in hex or decimal ) as it's argument and spits the disassembled output.
Recently, a reference assembler has been added. It takes the instruction in string form and spits the assembled 32-bit opcode.It's not fully tested and may not work always.
Give your IT, operations, and business teams the ability to deliver exceptional services—without the complexity.
Freshservice is an intuitive, AI-powered platform that helps IT, operations, and business teams deliver exceptional service without the usual complexity. Automate repetitive tasks, resolve issues faster, and provide seamless support across the organization. From managing incidents and assets to driving smarter decisions, Freshservice makes it easy to stay efficient and scale with confidence.
dxcut is a library for reading, editing, and writing dex and odex files which contain the class definition and Dalvik bytecode used by the Android operating system. This project includes a disassembler/decompiler, dex optimizer, and hooking utils.
PPCD is very accurate PowerPC ISA (and derivative processors) disassembler. Currently supported models are: Generic-32, Generic-64 and Gekko.
PPCD is free opensource. You can use it in your applications without mention.
VirtuAL3101 provides a series of tools to develop effects using the AL3101 DSP from Alesis. It includes an assembler/disassembler, a simulator, an application generator with its graphical interface and various effects.
"Motorola DSP56800 Tool Chain" is intended to create a complete development environment for the embedded digital signal processor family. Including assembler/disassembler, linker, archiver and light C compiler based on GNU binutils and gcc.
IMAVR is Atmel AVR 8-bit RISC chip emulator for UNIX. You can run your code before programming to chip. Embedded simple debugger and disassembler. Emulate wide range of AVR chip, wide range of their modules: EEPROM,USART, timers and so on.