Added new SystemVerilog lexer to hdl.py. Fixed integer typo in Verilog lexer. Added *.sv|*.svh filetypes for systemverilog lexer and downgraded verilog lexer to just *.v files