HDL Analyzer and Netlist Architect (HANA): An open source analysis and synthesis tool for design written in Verilog 2001 HDL
License
GNU General Public License version 2.0 (GPLv2)Follow sim-sim
You Might Also Like
Our computer monitoring software allows employees, field contractors, and freelancers to manually clock in when they begin working on an assignment. The application will take screenshots randomly or at set intervals, which allows employers to observe the work process. The application only tracks activity when the employee is clocked in. No spying, only transparency.
Rate This Project
Login To Rate This Project
User Reviews
-
sim-sim is perfect tool for synthesis, although I have noticed some problems with output formatting, netlist optimalization and absence of documentation.
-
This is AWESOME indeed. But it is hard to find and it really could use some documentation...
-
Sim-sim works excellent.
-
This project is AWESOME! Please present it more prominently so others can find it easier. At first I didn't try it because there was so little information here..