A static timing analysis program written in C++. Cadence LEF/DEF definitions of circuit geometry and SDF definitions of circuit timing data of a synchronous circuit are compiled in order to generate timing constraints for non-zero skew circuit operation.
Categories
Electronic Design Automation (EDA)License
GNU General Public License version 2.0 (GPLv2)Follow High Performance IC Timing
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of High Performance IC Timing!