CoreTML framework is an open-source template-based configuration system allowing the developer to create parametrized templates by inserting special content to any text files.

Its main purpose is to serve as a toolkit for semiconductor IP core creation (based on VHDL/Verilog).

Features

  • Complete language neutrality
  • CoreTML's tagging system using Lua scripting language as a backend is much more versatile than Verilog parameters or VHDL generics
  • Unlike general-purpose programming languages, CoreTML provides a standard way to instantiate templates and pass parameters between them
  • Streamlined configuration GUI creation (see screenshots)

Project Samples

Project Activity

See All Activity >

License

GNU Library or Lesser General Public License version 3.0 (LGPLv3)

Follow CoreTML framework

CoreTML framework Web Site

Other Useful Business Software
$300 Free Credits for Your Google Cloud Projects Icon
$300 Free Credits for Your Google Cloud Projects

Start building on Google Cloud with $300 in free credits. No commitment, no credit card required until you're ready to scale.

Launch your next project with $300 in free Google Cloud credits—no strings attached. Test, build, and deploy without risk. Use your credits across the entire Google Cloud platform to find what works best for your needs. After your credits are used, continue with always-free tier services. Only pay when you're ready to scale. Sign up in minutes and start exploring.
Start Free Trial
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of CoreTML framework!

Additional Project Details

Operating Systems

Linux, Windows

Languages

English

Intended Audience

Developers, Engineering, Information Technology

User Interface

Command-line, Win32 (MS Windows)

Programming Language

C++, Lua, VHDL/Verilog

Related Categories

C++ Code Generators, C++ Electronic Design Automation (EDA) Software, C++ Admin Templates, Lua Code Generators, Lua Electronic Design Automation (EDA) Software, Lua Admin Templates, VHDL/Verilog Code Generators, VHDL/Verilog Electronic Design Automation (EDA) Software, VHDL/Verilog Admin Templates

Registered

2010-10-30