If you use the syntax
wire x = 1;
x will synthesize as a floating net. If instead you use
assign x = 1;
then it works. It would be nice if either syntax was accepted (and worked)
compressed tar file of good/bad verilog
You seem to have CSS turned off.
Please don't fill out this field.
Yes initial value assignments are ignored at this moment.