Hello All, As in the hardware verification domain, System Verilog is becoming increasingly popular, and on the top of it is similar to C++. If tthis can be natively supported, would be great.
Regards, Parag Goel
I (and many hardware teams) second this request.
Log in to post a comment.
I (and many hardware teams) second this request.