Activity for Geert Stappers
-
Geert Stappers posted a comment on discussion Using UrJTAG
On Tue, Feb 11, 2025 at 11:21:54AM -0000, kennedy cheskaki wrote: ... move the project to github so that issues can be solved easily Prove it
-
On Sun, Oct 29, 2023 at 09:53:09PM -0000, Johnichan wrote: config.guess timestamp = 2002-01-02 configure: error: cannot guess build type; you must specify one Feed that line to DuckDuckGo or whatever search aid you have.
-
Looking forward to the result of the git bisect session.
-
man git bisect
-
So both arex86_64. The working one has kernel version 5.4.0-126-generic, the not-yet-working system has version5.15.0-46-generic.
-
Information that I miss is output of uname -a from the old working system and the new non-working system.
-
jamexp.y: rewrite grammar using precedences
-
tests/stapl/jamexp_shrd: add tests for expressions
-
src/stapl/jamexp.c: instrument code to report shift/reduce actions
-
Add unit tests to exercise all productions of the grammar in src/stapl/jamexp.c
-
Add GNU bison input file jamexp.y and unit test program for generated jamexp.c
-
tests/tap/{basic.h, basic.c, macros.h}: Add files from git://git.eyrie.org/devel/c-tap-harness.git
-
base address relates to memory map of CPU scan relates to JTAG AFAIK is there for devices no relation between position in the memory map and position in the JTAG chain. Take a known good configuration for verifying from which address to read, them use that information for writing. Vladimir, here no hard feelings that this is the third time to move away from unknown factors, just respond with sharing your success with us.
-
Oops, that Help us of by reducing unknown factors. should been Help us all by reducing unknown factors.
-
Verify with a working device that your new JTAG tool is working correct. State explicite that After a whole lot of debugging, is done with a known working device. Help us of by reducing unknown factors.
-
Verify with a working device that your new JTAG tool is working correct.
-
On Sun, May 22, 2022 at 07:25:38PM -0000, gautaz wrote: the manufacturer proprietary software is protected by a license that is now invalid. I have a valid USB token but as the license is deprecated, its a dead end for now. Yes, libre software does have advantages. Groeten Geert Stappers -- Silence is hard to parse
-
Hi @gautaz, I could not resist to ignore you. I did choose to ignore the "Is there any chance that UrJTAG might support this adapter?" question. The "Hope this isn't off topic for this discussion board" as responsed with something like *"it is OK to ask who joins me". Sorry for the confusion that it did trigger. Enjoy your JT 37x7 journey. Geert "silence is hard to parse" Stappers
-
On Sun, May 22, 2022 at 02:25:02PM -0000, gautaz wrote: Hello everyone, ... JT 37x7 box ... Hope this isn't off topic for this discussion board, I did recieve the valid question of Who has the same hardware and wants to travell with me? Groeten Geert Stappers -- Silence is hard to parse
-
I did recieve the valid question: Who has the same hardware and wants to travel with me?
-
I did recieve the valid question: Who has the same hardware and want to travel with me?
-
Add Lattice LCMXO3-CABGA256 and Lattice LFE5U-CABGA256
-
On Tue, Jan 04, 2022 at 12:21:49PM -0000, Teddy Bonkers wrote: Email with files sent, URL of the git commit https://sourceforge.net/p/urjtag/git/ci/04945e7fe688cd534362c1a00f1e27fdb5285c34/ the topic should be considered closed now. True. Reason for not closed yet: no new release yet show case for how to deal with new parts * not being closed by those who can
-
Added Freescale MPC5646
-
On Tue, Jan 04, 2022 at 08:21:27AM -0000, Geert Stappers wrote: On Tue, Jan 04, 2022 at 08:03:33AM -0000, Teddy Bonkers wrote: Is there a practice of sending BSDL or JTAG files to developers, so they could be included in the next release? Yes, provide patches. The "How" has is for new-comers "steep". Let's meet a half way: Do a git clone git log will reveal my email address send me the /usr/local/share/urjtag/freescale/mpc5646/mpc5646 update this issue with "done" (to tell world that it is my turn...
-
On Tue, Jan 04, 2022 at 08:03:33AM -0000, Teddy Bonkers wrote: Is there a practice of sending BSDL or JTAG files to developers, so they could be included in the next release? Yes, provide patches.
-
On Tue, Dec 28, 2021 at 07:03:05AM -0000, Teddy Bonkers wrote: Thank you for the quick response. I managed to do what I needed using the mpc5200 file and the MCU datasheet as reference. You are welcome. And you are welcome to share the (gory???) details with us. Groeten Geert Stappers -- Silence is hard to parse
-
On Mon, Dec 27, 2021 at 07:26:51PM -0000, Teddy Bonkers wrote: Can I define these, along with a DR. Take a peek at existing devices. Can I interactively define these, along with a DR. In my book is creating files not interactive. point me in the right direction about what I need to do in order to be able to communicate with the device? Beside knowlegde about JTAG also knowledge about the device (and the Print Circuit Board the device is on). So contact the supplier of it. Groeten Geert Stappers --...
-
On Tue, Aug 31, 2021 at 04:48:01PM -0000, uschipower wrote: Hello, i have a USB-to-Serial Cable, Vendor = Prolific, lsusb vendorID = 067b, lsusb DeviceID = 2303 http://www.prolific.com.tw/us/showproduct.aspx?p_id=225&pcid=41 Is it possible to use that cable with UrJTAG? How do I have to configure the cable in UrJTAG? Hopefully were meanwhile better options found. Thanks. Regards Martin Groeten Geert Stappers -- Silence is hard to parse
-
modified: urjtag/ChangeLog
-
Fix detection of some Olimex cables
-
On Tue, Sep 28, 2021 at 01:20:19PM -0000, Aleksander wrote: I found! It was problem with case sensitives in path to jtag file "atmega16A". OK, thanks for reporting. Please report more, like Python version and Operating System. Sorry for my stupid question :-( <joke how_serious="is up to you"> That Sorry is not acceptable. You are suposed to make errors, because it is part of the learning process. </joke>
-
On Sat, Jul 24, 2021 at 12:28:37AM -0000, Hu1buerger wrote: ./configure exits with code 0 Acknowledge On MacOS 11.5 Ack when running make ... warning: no library file corresponding to '-L/usr/local/Cellar/libftdi/1.5_2/lib' found (skipping) No libftdi warning: no library file corresponding to '-L/usr/local/Cellar/libusb/1.0.24/lib' found (skipping) No libusb warning: no library file corresponding to '-L/usr/local/lib' found (skipping) creating build/lib.macosx-11-x86_64-3.9 clang -bundle -undefined...
-
On Tue, May 04, 2021 at 08:11:31AM -0000, oxzz wrote: i mean in urjtag 0.10.exe have small size arround 1mb, i compiled with same source but the .exe size arround 4.5mb. i want to know what enabled or disabled feature in 0.10 . I don't know and I wouldn't be surprised that 3.5MB size difference is caused by differences in compilers. Please state that this A-B-testing only about ./configure options, not about differences in compiler / toolchain that builded the 1MB executable versus the toolchain...
-
On Mon, May 03, 2021 at 11:13:22PM -0000, oxzz wrote: hello there, after struggling for a week on trying to compile urjtag using cygwin now the urjtag is compiled. i have still a little problem, what preset ./configure is that using on ver 0.10? Version 2021.3 is the latest. last time i used ./configure --withftd2xx="/cygdrive/c/cdm" --disable-nls and how to define "data" folder to another folder like appdata/roaming on windows instead using same folder with jtag.exe . I do not understand the help...
-
On Mon, Apr 05, 2021 at 05:15:26PM -0000, Lucas Matheus dos Santos wrote: Don't really know what to do, Read the INSTALL Execute these commands: script buildattempt1.text ./configure make sudo make install exit Review buildattempt1.text Consider to make buildattempt2.text or even buildattempt3.text Upload the buildattempt3.text somewhere so it can fetched with wget Verify the upload by wget protocol://server.tld/path/to/the_text_file Yes, we now known for sure that 'protocol://server.tld/path/to/the_text_file'...
-
The idea behind the advice of a new start is have a pure issue. Either an issue pure about urjtag installed at Ubuntu 18.04 which states the version urjtag. Either an issue pure about self compiled urjtag or about a path to such binary. Either an issue pure about the original problem. Something different: No large edits after posting.
-
ARM-TINY-USB-H Error
-
Lucas, make new start.
-
On Mon, Apr 05, 2021 at 02:55:34PM -0000, Lucas Matheus dos Santos wrote: Well, I think it should because of these docs part: http://urjtag.org/book/_system_requirements.html#_supported_jtag_adapters_cables Searching for ARM-USB-TINY-H in the source repo, it seems to have a cable declared for this adapter, that's the main reason I thought it would find. https://github.com/shuckc/urjtag/blob/master/urjtag/src/tap/cable/ft2232.c Where is the output of dpkg -l urtjag? How close is that version to the...
-
On Mon, Apr 05, 2021 at 01:26:08PM -0000, Lucas Matheus dos Santos wrote: I installed urjtag using the command: sudo apt-get install -y urjtag. dpkg -l urjtag But according to this repo, it should be known, right? Why?
-
The connections 44 I/O7 V1 ext_ad_31 43 I/O6 R3 ext_ad_30 42 I/O5 W1 ext_ad_29 42 I/O4 T3 ext_ad_28 32 I/O3 Y1 ext_ad_27 31 I/O2 T2 ext_ad_26 30 I/O1 W2 ext_ad_25 29 I/O0 U3 ext_ad_24 08 RE D8 lp_oe 09 CE E1 timer_7 16 CLE Y12 ext_ad_3 17 ALE V12 ext_ad_2 18 WE W16 lp_rw
-
ChangeLog updated
-
po/*.po timestamps due `./autogen.sh`
-
Releasing 2021.03
-
bsdl.info website
-
bsdl.info
-
So this needs time to play with bsdl dump. Those who already have experience with that, please step forward. Yes, help is appreciated.
-
Patch at FreeBSD is https://svnweb.freebsd.org/ports/head/devel/urjtag/Makefile?view=patch&r1=522712&r2=556008&pathrev=556008 Edit 2021-03-21: patch disables, it doesn't fix anything
-
On Sat, Feb 20, 2021 at 02:02:32PM -0000, AnshumanTech wrote: Hello, Hi, I have made PCB module using FT232H, and trying to program Xilinx XC3S50AN using UrJTAG. So three parts - FT232H - XC3S50AN - UrJTAG Initially device were not detecting so I added BSDL file, then device started to detect. But when I tried to program Xilinx XC3S50AN it failed and gives error. Please check attached image file. .bit file and XC3S50AN is tested already so there is no any fault in XC3S50AN circuit and in .bit file....
-
On Thu, Dec 24, 2020 at 11:13:45AM -0000, Olivier ERIBON wrote: All, I have urjtag (2019.12) and a xc7k325 component. I get the xc7k325t_fbg676.bsd from Xilinx web site, Provide the exact URL I add the STD_1149_6_2003 file from another post Provide the exact URL and I try to convert the bsd file to jtag file /usr/share/urjtag/xilinx/xc7k325t# bsdl2jtag xc7k325t_fbg676.bsd xc7k325t_fbg676 error: -E- error: In Package STD_1149_6_2003, Line 2, Error in User-Defined Package declarations. error: -E- error:...
-
On Fri, Nov 27, 2020 at 08:43:54AM -0000, Zhiyuan Liu wrote: Thanks! You are welcome
-
Patch at FreeBSD is https://svnweb.freebsd.org/ports/head/devel/urjtag/Makefile?view=patch&r1=522712&r2=556008&pathrev=556008
-
On Sat, Nov 21, 2020 at 06:19:43PM -0000, Yuri wrote: The problem is that configuring with --with-libusb=/usr causes ujtag to not recognize libusb. Here is the diff of logs with vs. without --with-libusb=/usr: ~~~ --- broken.log 2020-11-21 10:06:06.299718000 -0800 +++ works.log 2020-11-21 10:07:20.628513000 -0800 FWIW https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=251232#c2 a better hint for a patch. Regards Geert Stappers In an attempt to say "Having seen the bugreport, had a closer look"
-
FWIW https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=251232#c2 has a better hint on a patch. (Strange that my reply though email isn't here yet.)
-
On Fri, Oct 02, 2020 at 01:32:18AM -0000, saronno wrote: D0 2 9 _ 3 11 __ 4 13 _ 5 19 SEL 13 15 TDO GND 18-25 20 GND I have one of this jtag interface I bought years ago for modifing some satellite decoder. can I use wiggler as cable option (with of course the proper pinout)? Please tell us if you can. Regards Geert Stappers -- Silence is hard to parse
-
Cable/J-Link: Dynamically search for usb endpoints
-
Require Python 3
-
https://sourceforge.net/p/urjtag/enhancements/132/ did bring us https://sourceforge.net/p/urjtag/git/ci/a10945c7c1e772b5fbbdf90134c8ed747bb94631/ Quoting from that commit: The *.bsd files were run through "bsdl dump" That might fill in the knowledge gap (a,k.a. help request) from previous update.
-
the git repository at SF has the patch. the mirror at gitlab.com gets updated automaticly. github.com has not such nice future and that is reason why is enhancement request is open ...
-
Applied. Thanks.
-
Add support for Altera MAX V 5M1270Z
-
Fix bug in FT2232 cable init
-
fix UrjtagError declaration
-
Define __USE_MINGW_ANSI_STDIO before include stdio.h
-
use \\ path separator on MINGW
-
error: use of undeclared identifier 'urj_tap_usbconn_libusb_driver'; did you mean 'urj_tap_usbconn_ftdi_driver'?
-
And closing
-
On Sat, Jan 11, 2020 at 10:27:57PM -0000, Yuri wrote: I added this patch to the FreeBSD port to get rid of the failure: +++ src/tap/usbconn/libusb.c +extern const urj_usbconn_driver_t urj_tap_usbconn_libusb_driver; Applied, thanks
-
urjtag/ChangeLog updated
-
print DATADIR and HOMEDIR with -h
-
sysdep.h: define __USE_MINGW_ANSI_STDIO for Mingw
-
compile error fix
-
On Sat, Jan 11, 2020 at 09:48:59PM -0000, Yuri wrote: [bugs:#132] When python is enabled, the build fails: ld: error: unable to find library -l-Wl,-rpath I see this happening in the FReeBSD port, with python-3.7 and clang-8 ~~~ cc -pthread -shared -L/usr/local/lib -fstack-protector-strong \ -L/usr/local/lib -fstack-protector-strong -O2 -pipe \ -fno-omit-frame-pointer -fstack-protector-strong \ -fno-strict-aliasing -std=c99 -I../.. -I../../include \ -fno-omit-frame-pointer -I/usr/local/include -I/usr...
-
On Sat, Jan 11, 2020 at 09:43:18PM -0000, Yuri wrote: This is in the FreeBSD port, Acknowledge and the reason is because you use this variable before declaring it. Patches welcome
-
The Fails To Build From Source report has been seen. Thanks for reporting it. Not yet seen how and where to reproduce it. Please provide that information.
-
web/htdocs/index.html: announce 2019.12
-
rename min() to resolve conflict with minwindef.h
-
urjtag/ChangeLog updated
-
po/*.po timestamps due `./autogen.sh`
-
Release 2019.12
-
It is now in the git repository https://sourceforge.net/p/urjtag/git/ci/1d7a644c846ac1fc6d933a7486c8420ff4773208/ Sorry for taking so long
-
Python3 binding
1 >
