Activity for Matthias Urlichs
-
Matthias Urlichs created ticket #106
Crash opening a file
-
On 30.11.21 14:29, John Gay wrote: So you are saying I want to set the PWM frequency to 50 Hz, and then adjust the duty cycle between 5%-10%. Exactly. -- -- Matthias Urlichs
-
On 29.11.21 21:33, Pete Foden wrote: This leads me to thinking that perhaps we should be checking for the slave device holding the SCL line down after the 9th clock pulse not before? Why would it matter which SCL pulse the slave holds down? You simply wait for SCL to become high after you release it. Which clock pulse that happens to be is of no regard, as a slave is allowed to hold onto SCL whenever it needs to do so. -- -- Matthias Urlichs
-
On 29.11.21 03:09, Peter Jakacki wrote: I added a simple ?SCL function before a transfer to float the SCL and wait until it goes high or timeout after 200us. So what happens if the clock stretch is longer than that? You just continue blindly? Why? The SCL drive has been changed to a pulse high and immediately float method. This helps drive capacitance and still allow for clock arbitration. IMHO, driving any wire in both directions simultaneously is not a good idea. Like, ever. If your capacitance...
-
On 28.11.21 21:37, Pete Foden wrote: Something happens at the end of the I2C! write after the ninth clock pulse, which I assume is the clock stretching effect. The I2C device is holding down the SCL line whilst the master is clocking the SCL line. Your clock line seems to be pulled up by one side and pulled down by the other. Looks like your pinout settings are wrong, you need to set them to pull-up. -- -- Matthias Urlichs
-
If I were of an evil mind, I'd say that they don't. Facebook is really great for in-groups whose members have a psychological need to convince themselves that they have superior knowledge, skillz, or whatever. But as I am not evil ahem I'll just continue to ignore them.
-
Huh. I dimly remember playing with a board based on that chip. It's too bad IMHO that it didn't catch on and we got the Arduino mess instead …
-
Sure you can order them. I just looked. Cost is €0.85 for one, more for a whole reel of them. Mouser lists them for €1.10. Farnell wants 0,828 € in lots of ten. The problem is that the number of chips in stock is precisely zero. Farnell says they expect some in November, but I can only assume they'll be sold out immediately.
-
True, but CELLS (a) self-documents why you're multiplying by four, (b) is optimized even more, to the single inlined instruction lsls tos, #2.
-
Thanks. I wonder how to go about this if I want to store the vector to RAM. NB, you might want to use CELLS instead of 2* 2*.
-
Hi, small problem here: I need to create a buffer (or rather, write a word that creates buffers) which contains a couple of initialized cells at the start. The result should be flash safe (like ordinary variables), of course. How can I do that?
-
Fix KEY_PWR => KEY_POWER
-
Update for Grundig RC-TP3
-
Grundig RC-TP3: updated
-
remove $Id$ strings
-
Remove "$HeadURL:…$"
-
Remove "$Author$"
-
On 08.08.2016 19:41, Matthias Urlichs wrote: Do any of these even exist Sorry: s/exist/get...
-
On 08.08.2016 15:53, Jan Kandziora wrote: The swig/python interface is very outdated,...
-
On 18.01.2016 01:58, Jeff Engelbrecht wrote: Should I try the 10 Ohms resistor at...
-
On 18.01.2016 01:28, Jan Kandziora wrote: Ah yeah, you're right. I have updated the...
-
On 18.01.2016 01:06, Jan Kandziora wrote: [https://www.docdroid.net/su5MDGh/ds2438-20ma-jk1.pdf.html]...
-
On 18.01.2016 00:36, Jan Kandziora wrote: Oh, and to add: The DS2438 only draws 100µA...
-
On 18.01.2016 00:12, Jan Kandziora wrote: Err, what? Jeff, both the Vsens inputs...
-
On 28.08.2015 12:11, David wrote: Without knowing the directory structure it would...
-
Build for py3
-
Merge branch 'master' into debian
-
Merge branch 'master' into debian
-
Fix debian/rules
-
Fix two py3 incompatibilities
-
Imported current Debian patch
-
Ignore build files etc.
-
fix version number
-
Py3 exception syntax
-
remaining python2-isms
1