[ucsim] CDB/var handling improvements
[ucsim/stm8] Add missing analyze label for trap vector
[ucsim/stm8] Port simulation
[ucsim] Another VCD update
[ucsim] HW tick must happen before time tick
[ucsim] Fix debug
[ucsim] ticks is unsigned long not double
[ucsim] vcd updates