Audience
Designers and companies in search of a solution to manage their custom IC designs
About Siemens Solido
The Solido variation-aware design, IP validation, library characterization, and simulation solutions, powered by proprietary AI-enabled technologies, are used by 1000s of designers at the top semiconductor companies worldwide. Integrated suite of AI-accelerated SPICE, Fast SPICE, and mixed-signal simulators designed to help customers dramatically accelerate critical design and verification for next-generation analog, mixed-signal, and custom IC designs. Providing the industry's fastest, most comprehensive integrated IP validation solution, providing complete, seamless IP QA from design to tape-out, across all design views and IP revisions. Comprehensive AI-powered design environment for nominal and variation-aware verification of custom IC circuitry enabling full design coverage in orders-of-magnitude fewer simulations, with the accuracy of brute-force techniques. Providing fast, accurate library characterization tools powered by machine learning.
Popular Alternatives
Analog FastSPICE Platform
Foundry-certified, the AFS Platform delivers nm SPICE accuracy, 5x faster than traditional SPICE and >2x faster than parallel SPICE simulators. Offering the fastest nm circuit verification platform for analog, RF, mixed-signal, and custom digital circuits. Now includes new eXTreme technology. For large post-layout circuits, the new AFS eXTreme technology delivers over 100M-element capacity and is 3x faster than post-layout simulators. Supports all leading digital solvers. Best-in-class usability, allowing maximum reuse of verification infrastructure. Advanced verification and debug capabilities to improve verification coverage. Improved design quality, and time-to-market. SPICE accurate, high-sigma verification. 1000x faster than brute-force simulation. Easy to use, and deploy. AFS eXTreme technology is available at no additional cost.
Learn more
Siemens Aprisa
Designing at advanced process nodes requires a new place-and-route paradigm to manage the increasing complexity. Aprisa is a detail-route-centric physical design platform for the modern SoC. Aprisa digital implementation is an RTL2GDSII solution that offers complete synthesis and place-and-route functionality for top-level hierarchical designs and block-level implementation. It's tape-out quality correlation with signoff tools, both for STA timing and DRC, reduces design closure and ensures optimal performance, power, and area (PPA). Aprisa delivers optimal PPA out-of-the-box. This helps physical designers reduce the effort at each step of the place-and-route flow and achieve faster time-to-market Unified architecture and common analysis engines ensure excellent timing and DRC correlation between implementation steps and with signoff tools, greatly reducing the number of flow iterations and ECOs.
Learn more
L-Edit Photonics
Design your photonic integrated circuit in a layout-centric flow. The designer can implement their design using either a drag-and-drop or a script-driven methodology. Both of those are in the same full custom IC design layout editor that drives the physical verification and tape-out processes. L-Edit Photonics enables the fast creation of a photonic design using a drag-and-drop methodology in an IC layout editor, without having to write a single line of code. Once the design is completed, a netlist can be extracted for photonic simulation. PIC design in a complete IC layout editor, Create a layout without writing a line of code. Supports a layout-centric design flow where a schematic is not needed. Schematic flow optional with S-Edit. A simulation netlist can be created as input into a photonic simulator. Photonic simulation is supported through integration with our partners. Photonic PDKs are available from multiple foundries.
Learn more
RFPro Circuit
Go beyond traditional RF simulation to design, analyze, and verify radio frequency integrated circuits (RFICs). Achieve confidence with steady-state and nonlinear solvers for design and verification. Wireless standard libraries accelerate the validation of complex RFICs. Model components on silicon chips accurately. Optimize designs with sweeps and load-pull analysis. Simulate RF designs in the Cadence Virtuoso and Synopsys Custom Compiler environments. Increase performance using Monte Carlo and yield analysis. Assess error vector magnitude (EVM) for the latest communication standards early in the design phase. Use the latest foundry technology immediately. Monitoring system IC specifications such as EVM via RF simulation early in the RFIC design phase is a must. Simulations include effects of layout parasitics, complex modulated signals, and digital control circuitry. With Keysight RFPro Circuit, you can simulate in both the frequency and time domain.
Learn more
Integrations
No integrations listed.
Company Information
Siemens
Founded: 1847
United States
eda.sw.siemens.com/en-US/ic/solido/
Videos and Screen Captures
You Might Also Like
Bright Data - All in One Platform for Proxies and Web Scraping
Bright Data offers the highest quality proxies with automated session management, IP rotation, and advanced web unlocking technology. Enjoy reliable, fast performance with easy integration, a user-friendly dashboard, and enterprise-grade scaling. Powered by ethically-sourced residential IPs for seamless web scraping.
Product Details
Platforms Supported
Windows
Linux
Training
Documentation
Webinars
In Person
Videos
Support
Phone Support
Online