Audience
Post-LVS RLCk extraction software solution that enables IC design engineers to accurately predict electromagnetic coupling effects during the signoff phase
About Ansys Exalto
Ansys Exalto is a post-LVS RLCk extraction software solution that enables IC designers to accurately capture unknown crosstalk among different blocks in the design hierarchy by extracting lumped-element parasitics and generating an accurate model for electrical, magnetic and substrate coupling. Exalto interfaces with most LVS tools and can complement the RC extraction tool of your choice. Ansys Exalto post-LVS RLCk extraction lets IC designers accurately predict electromagnetic and substrate coupling effects for signoff on circuits that were previously "too big to analyze.โ The extracted models are back-annotated to the schematic or netlist, and support all circuit simulators. The proliferation of RF and high-speed circuits in modern silicon systems has raised electromagnetic coupling to a first order effect that must be accurately modeled to reliably achieve silicon success.
Popular Alternatives
Ansys Pharos
Pharos combines Ansys' unparalleled EM engine capacity with a proprietary high-capacity circuit simulation engine to perform coupling analysis and provide ranking of potential EM crosstalk aggressors per victim node. By highlighting the most susceptible nets, designers can focus their design decisions to manage EM crosstalk on these nets and de-risk the design process. Pharos combines unparalleled extraction engine capacity with a built-in simulation engine to perform EM analysis and provide ranking of potential EM crosstalk aggressors per victim net. This allows designers to focus on the most critical nets in the design. Increasing design complexity, along with the broad scope of magnetic field interference, makes identifying all EM crosstalk susceptible victim/aggressor net pairs a very challenging, if not impossible, task.
Learn more
Ansys RaptorH
Ansys RaptorH is an electromagnetic modeling software with capacity to model power grids, full custom blocks, spiral inductors, and clock trees. Its high-speed distributed processing delivers accurate, silicon-proven S-parameter and RLCk models. RaptorH can analyze partial and unfinished layouts during the design phase and makes it easy to use either the general purpose HFSS engine or the silicon-optimized RaptorX engine for silicon structures. Ansys RaptorH extracts electromagnetic models at the pre-LVS stage for arbitrary routing and layout, including planes (solid or perforated), round shapes, spiral inductors, and MiM/MoM capacitors - with automatic setting of boundary conditions. The GUI allows point-and-click net selection and what-if analyses. RaptorH is supported by all major silicon foundries and can read encrypted technology files to set up analyses with either the HFSS or the Raptor engine.
Learn more
Sigrity X PowerSI
To help you tackle increasingly challenging issues related to simultaneous switching noise, signal coupling, and target voltage levels, Cadenceยฎ Sigrity X PowerSIยฎ technology provides fast, accurate, and detailed electrical analysis of full IC packages or PCBs. It is cloud ready and can be used pre-layout to develop power- and signal-integrity guidelines, as well as post-layout to verify performance and improve a design without needing a prototype. Using Sigrity X PowerSI electromagnetic (EM) field solver technology, you can readily perform a broad range of studies to identify trace and via coupling issues, power/ground fluctuations caused by simultaneously switching outputs, and design regions that are under or over voltage targets. PowerSI technology also lets you perform extraction of frequency-dependent network parameter models and lets you visualize complex spatial relationships.
Learn more
PathWave RFIC Design
Go beyond traditional RF simulation to design, analyze, and verify radio frequency integrated circuits (RFICs). Achieve confidence with steady-state and nonlinear solvers for design and verification. Wireless standard libraries accelerate the validation of complex RFICs. Before taping out an RFIC, verification of IC specifications via RF simulation is a must. Simulations include effects of layout parasitics, complex modulated signals, and digital control circuitry. With PathWave RFIC Design, you can simulate in both the frequency and time domain and bring your designs to and from Cadence Virtuoso. Accurately model components on silicon chips. Optimize designs with sweeps and load-pull analysis. Integrate RF designs in the Cadence Virtuoso environment. Increase performance using Monte Carlo and yield analysis. Simplify debugging with safe operating area warnings. Utilize the latest foundry technology immediately.
Learn more
Pricing
Free Trial:
Free Trial available.
Integrations
No integrations listed.
Company Information
Ansys
Founded: 1970
United States
www.ansys.com/products/semiconductors/ansys-exalto
Videos and Screen Captures
You Might Also Like
Our Free Plans just got better! | Auth0 by Okta
You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your secuirty. Auth0 now, thank yourself later.
Product Details
Platforms Supported
SaaS
Training
Documentation
Live Online
Webinars
Support
24/7 Live Support