A verilog language compiler written using Java and JavaCC. It produces a netlist, an ascii text file, of all the cell connections. It can compile very large circuits comprised of many modules.
Follow verilog compiler
Rate This ProjectLogin To Rate This Project
Be the first to post a review of verilog compiler!