Veri-indent is a verilog source code Parser,Analyzer and Beautifier. (similar to c 'indent' , but more than that). Verilog source can be formatted and Symbol table, list of registers,wires,pli calls in
source code can be extracted.
Follow veri-indent
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
-
The version veriindent-0.1b.tar.gz is empty. Just a Hello World code.