uvmgen

Uvmgen is to generate the uvm frame codes for simulator

Brought to you by: alzhang

Add a Review

Downloads: 0 This Week

Last Update: 2013-05-30

Download

Get an email when there's a new version of uvmgen

Uvmgen is to facilitate developing of uvm-based testbench. It provides the basic codes when you give the component info into uvmgen.
I also provide the customized codes when you donate to the project.

Project Activity

See All Activity >

Follow uvmgen

uvmgen Web Site

Other Useful Business Software

Our Free Plans just got better! | Auth0

With up to 25k MAUs and unlimited Okta connections, our Free Plan lets you focus on what you do best—building great apps.

You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.

Try free now

Rate This Project

User Reviews

Be the first to post a review of uvmgen!

Additional Project Details

Registered

2012-11-22

Report inappropriate content

Recommended Projects

SVEditor
SVEditor is an Eclipse-based IDE (Integrated Development Environment) for SystemVerilog and Verilog files. It features syntax coloring, content assist, source indent and auto-indent, and structure display.
UVM
This project hosts the reference implementation of a common base library(CBL) code for Universal Verification Methodology (UVM) as proposed by the Accellera Verification Intellectual Property Technical Subcommittee.
Eclipse Verilog editor
Eclipse Verilog editor is a plugin for the Eclipse IDE. It provides Verilog(IEEE-1364) and VHDL language specific code viewer, contents outline, code assist etc. It helps coding and debugging in hardware development based on Verilog or VHDL.