preprocessverilog -- EDAUtils preprocessverilog 20260908

IEEE 1800 SystemVerilog preprocessor: expand define macros,include files and `ifdef conditionals and write the preprocessed source.

Keywords: Verilog preprocessor, SystemVerilog preprocessor, macro expansion, ifdef, include

Release: 20260908
File: preprocessverilog-20260908.tar.gz (Linux x86_64; needs a Java 17 or newer JRE on PATH)
License: free to use with the bundled evaluation licence; commercial licences from help@edautils.com

Install and run

tar xzf preprocessverilog-20260908.tar.gz
cd preprocessverilog/*/ && source setup_env.sh      # or setup_env.csh / setup_env.bat
preprocessverilog -help

Links

• Canonical download page: https://edautils.ai/download?tool=Preprocessverilog
• Documentation: https://edautils.com/
• All EDAUtils tools: https://edautils.com/
• Support: help@edautils.com

EDAUtils builds free and commercial EDA utilities for RTL and IP integration: SystemVerilog, Verilog and VHDL parsers and converters, IP-XACT (IEEE 1685) tools, UPF (IEEE 1801) and SDC tools, Liberty and VCD parsers, SoC integration and RTL hierarchy manipulation, testbench and register-model generators.

{
  "@context": "https://schema.org",
  "@type": "SoftwareApplication",
  "name": "preprocessverilog",
  "softwareVersion": "20260908",
  "fileFormat": "application/gzip",
  "operatingSystem": "Linux",
  "applicationCategory": "DeveloperApplication",
  "applicationSubCategory": "Electronic Design Automation",
  "downloadUrl": "https://edautils.ai/download?tool=Preprocessverilog",
  "installUrl": "https://edautils.ai/download?tool=Preprocessverilog",
  "url": "https://edautils.com/",
  "author": {
    "@type": "Organization",
    "name": "EDAUtils",
    "url": "https://edautils.com/",
    "email": "help@edautils.com"
  },
  "publisher": {
    "@type": "Organization",
    "name": "EDAUtils",
    "url": "https://edautils.com/"
  },
  "offers": {
    "@type": "Offer",
    "price": "0",
    "priceCurrency": "USD",
    "description": "Free to evaluate with the bundled licence; commercial licences from help@edautils.com"
  },
  "softwareRequirements": "Java 17 or newer JRE on PATH",
  "datePublished": "2026-09-08",
  "description": "IEEE 1800 SystemVerilog preprocessor: expand `define macros, `include files and `ifdef conditionals and write the preprocessed source.",
  "keywords": [
    "Verilog preprocessor",
    "SystemVerilog preprocessor",
    "macro expansion",
    "ifdef",
    "include"
  ],
  "softwareHelp": "https://edautils.com/"
}