SystemC to Verilog RTL converter. Reviews

5.0 out of 5 stars

★★★★★

★★★★

★★★

★★

★

ease 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5

features 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5

design 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5

support 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 0 / 5

Rate This Project

User Reviews

Filter Reviews:

oid-3916619 Posted 2012-07-17

hi "hanieh@ubuntu:~/Desktop/sysc2ver-0.5$ make Makefile:14: ../Makefile.defs: No such file or directory make: *** No rule to make target `../Makefile.defs'. Stop. " i can't find Makefile.defs. what should i do?