SmGen Icon

SmGen

beta

Verilog Finite State Machine (FSM) Code Generator

Add a Review
1 Download (This Week)
Last Update:
Download smgen_0.9.tgz
Browse All Files
Windows BSD Linux

Description

SmGen is a finite state machine (FSM) generator for Verilog. On the other hand, it is not an FSM entry tool. The input is behavioral Verilog with clock boundaries specifically set by the designer. SmGen unrolls this behavioral code and generates an FSM from it in synthesizable Verilog. Clock boundaries are explicitly provided by the designer so there is good control on the expected timing

SmGen Web Site

KEEP ME UPDATED

Write a Review

User Reviews

Be the first to post a review of SmGen!

Additional Project Details

Intended Audience

Science/Research, Developers, Engineering

User Interface

Command-line

Programming Language

Perl, VHDL/Verilog

Registered

2010-06-11

Thanks for helping keep SourceForge clean.

Screenshot instructions:
Windows
Mac
Red Hat Linux   Ubuntu

Click URL instructions:
Right-click on ad, choose "Copy Link", then paste here →
(This may not be possible with some types of ads)

More information about our ad policies
X

Briefly describe the problem (required):

Upload screenshot of ad (required):
Select a file, or drag & drop file here.

Please provide the ad click URL, if possible:

Get latest updates about Open Source Projects, Conferences and News.

Sign up for the SourceForge newsletter:

No, thanks