Sister is high-level synthesizer for SoC design . It analyzes SystemC(based on C++ language) source code and creates Verilog HDL source code.

Project Activity

See All Activity >

License

BSD License

Follow sister

sister Web Site

Other Useful Business Software

Compare Cell Phone Plans at Wirefly Compare Cell Phone Plans at Wirefly Icon
Compare Cell Phone Plans at Wirefly Icon

You’re probably paying too much for cell phone service. Wirefly compares hundreds of plans to help you save.

You’re probably paying too much for cell phone service. Wirefly compares hundreds of plans to help you save. Enter what you need (minutes, data, texts) into Wirefly’s innovative plan comparison tools and see your savings instantly.

Rate This Project

Login To Rate This Project

User Reviews

Be the first to post a review of sister!

Additional Project Details

Languages

English

Intended Audience

Developers

User Interface

Command-line

Programming Language

C

Registered

2007-03-28