Download Latest Version BOOMv3 (SonicBOOM) (3.0.0) source code.tar.gz (4.2 MB)
Email in envelope

Get an email when there's a new version of RISC-V BOOM

Home / 2.2.2
Name Modified Size InfoDownloads / Week
Parent folder
BOOMv2 (2.2.2) source code.tar.gz 2019-08-05 3.5 MB
BOOMv2 (2.2.2) source code.zip 2019-08-05 3.6 MB
README.md 2019-08-05 1.3 kB
Totals: 3 Items   7.1 MB 0

This marks BOOM version 2.2.2. The significant change is deprecation of boom-template, to switch to the unified Chipyard development platform, which incorporates flows for RTL simulation, FPGA simulation through FireSim, and physical design through HAMMER. The process to design custom BOOM-based SoCs is greatly simplified.

Chipyard usage is very similar to boom-template. See the Chipyard docs for details. https://chipyard.readthedocs.io/en/latest/

Chipyard is still in ALPHA,

Changes:

  • Integration of PNR head (#284)
  • RoCC accelerator support (#333, [#324], [#261], [#221])
  • Support for heterogeneous system (#309, [#278], [#271])
  • Allow non-power-of-2 core width (#314, [#316], [#312])
  • 4-cycle fetch with improved fetch buffer (#359, [#358], [#308])
  • Refactored, modularized rename and dispatch stages (#347, [#327], [#304])
  • Numerous QoR fixes (#344, [#343], [#342], [#341], [#340], [#335], [#334], [#330], [#329])
  • Fixes for MMIO loads and stores (#346, [#297])
  • Support for software breakpoints (#354)
  • Chipyard compatibility (#306)
  • June 2019 rocketchip (#305)

This version should be used with the following commit of Chipyard (from the master branch): https://github.com/ucb-bar/chipyard/commit/9d58818c2a9911d6db50eeb15e7e25e64090ee19

Source: README.md, updated 2019-08-05