Download Latest Version qucs-0.0.19-rc1.tar.gz (20.6 MB) Get Updates
Home / qucs-binary / 0.0.16
Name Modified Size InfoDownloads / Week
Parent folder
README 2011-03-17 2.5 kB
freehdl-0.0.8-setup.exe 2011-03-17 1.4 MB
qucs-0.0.16-setup.exe 2011-03-17 6.9 MB
Totals: 3 Items   8.3 MB 143
Qucs 0.0.16 has been released. The Qucs project (Qucs = Quite Universal Circuit Simulator) today announced the immediate availability of Qucs 0.0.16, a Qt-based advanced and powerful microwave circuit simulator for GNU/Linux and other UNIXes. Qucs, including all its libraries and its applications, is available as free (as in speech) software under Open Source licenses. Qucs can be obtained in source code from <>. Features Qucs provides a GUI based on Qt for setting up electrical and electronic circuitry, a simulator, which is able to simulate the small- and large signal as well as the noise behaviour of these circuits. The results can be shown on a special presentation page in different formats (rect, polar, smith, tabular, 3d-cartesian, locus and polar-smith combinations). Pure digital simulations are also supported. Compiling Qucs 0.0.16 The complete source code for Qucs 0.0.16 may be freely downloaded. Instructions on compiling and installing Qucs 0.0.16 are included in the software archive. Only Qt-Libs >= 3.1 (but < 4.x) and the glibc are required. About Qucs Qucs is an independent project of only a few developers, translators, etc, collaborating over the Internet to create and freely distribute a sophisticated, customizable and stable microwave circuit simulator. For enhancing the development speed we are looking for more developers, who want to support the Qucs Project. Changes in this release The new release comes with an interactive GNU/Octave interface. Support for C++ code export of symbol drawings associated with Verilog-A files, and direct association of symbol drawings to Verilog-HDL, Verilog-A and VHDL code has been implemented. In Verilog-HDL and VHDL subcircuits equations can be used. Syntax highlighting for Octave, Verilog-HDL and Verilog-A syntax in text documents has been added. Pre-compiled VHDL modules and libraries made from user written VHDL code is supported now. There are several new components, such as transistor models NIGBT, HICUM L2 v2.24, HICUM L0 v1.2g and HICUM L0 v1.3, tunnel diode, ideal coupled transmission line and an ideal hybrid. The package comes with a new translation into Kazakh. The equation solver now has a EMI receiver functionality implemented. The qucsconv command line data converter supports now Matlab v4 as an export file format. Thanks A lot of thanks go to the translators and to the supportive user responses so far encouraging us to improve the software. We couldn't have done it without you!
Source: README, updated 2011-03-17