DownloadA graphical tool for designing finite state machines and exporting them to Hardware Description Languages, such as VHDL, AHDL, Verilog, or Ragel/SMC files for C, C++, Objective-C, Java, Python, PHP, Perl, Lua code generation.
Features
- Drawing, editing and printing of diagrams
- Binary, ASCII and "free text" condition codes
- Integrity check
- Interactive simulation
- HDL export in the file formats: AHDL, VHDL, Verilog HDL, KISS
- Creation of VHDL test code
- EPS, SVG, PNG diagram export
- State table export in Latex, HTML and plain text format
- State Machine Compiler (SMC) export
- Ragel file export
- Other export formats: SCXML, vvvv Automata code
Project Samples
License
GNU General Public License version 3.0 (GPLv3)Follow Qfsm
You Might Also Like
Our computer monitoring software allows employees, field contractors, and freelancers to manually clock in when they begin working on an assignment. The application will take screenshots randomly or at set intervals, which allows employers to observe the work process. The application only tracks activity when the employee is clocked in. No spying, only transparency.
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of Qfsm!