MyHDL is a Python package for using Python as a hardware description and verification language.
Python for circuit design - it's unbelievable. Previously, I wrote in verilog, but recently found out about MyHDL. I really like it, thanks guys!
Thanks alot for 0.7, it's a great Xmas gift! Especially the shadow signals are useful.
I like it :-)