LayoutEditor - Browse /layout-binary/20060920 at SourceForge.net

The interactive file manager requires Javascript. Please enable it or use sftp or scp.
You may still browse the files here.

Name	Modified	Size	InfoDownloads / Week
Parent folder
layout-20060920-mac.zip	2006-12-06	12.0 MB	0
layout-20060920-ia64-linux.tar.bz2	2006-09-22	7.9 MB	0
layout-20060920-linux.tar.bz2	2006-09-20	8.0 MB	1
layout-20060920-win32.zip	2006-09-20	8.0 MB	0
Totals: 4 Items		36.0 MB	1

all downloads have moved to http://www.layouteditor.net/download.html

Source: README, updated 2013-10-25

Other Useful Business Software

Gen AI apps are built with MongoDB Atlas

Build gen AI apps with an all-in-one modern database: MongoDB Atlas

MongoDB Atlas provides built-in vector search and a flexible document model so developers can build, scale, and run gen AI apps without stitching together multiple databases. From LLM integration to semantic search, Atlas simplifies your AI architecture—and it’s free to get started.

Start Free

Our Free Plans just got better! | Auth0

With up to 25k MAUs and unlimited Okta connections, our Free Plan lets you focus on what you do best—building great apps.

You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.

Try free now

Recommended Projects

Java GDSII Parser
A GDSII database parser and stream integrity verifier
Automated Design for Micromachining
The purpose of this project is to make public tools to leverage the advanced design capabilities of Cadence in our micro-electrical-mechanical systems (MEMS) designs.
Ycad - Java CAD library
Ycad is a library of CAD functions in Java. Currently only DXF is supported for reading, viewing and writing. The DXF drawing may be rendered to a Graphics object for printing or imaging.
RFMEMS
This SourceForge project hosts an open-source Verilog-A library of compact large-signal RF MEMS capacitor, resonator and switch models. The Verilog-A models can be used with SPICE solvers for large-signal simulation of analog/RF circuits based on RF
OwlVision GDSII Viewer
The aim of this project is to develop a GDSII viewer by using Java programming language. Efforts will be made especially on ease-of-use, efficiency, and capacity.

LayoutEditor Files

Get an email when there's a new version of LayoutEditor