

Antti Kamppi, Joni-Matti Määttä, Lauri
Matilainen, Erno Salminen, Timo D.
Hämäläinen

Introduction to IP-XACT with Kactus2 + extensions



Outline

- Motivation
- Standard IP-XACT concepts and Kactus2 examples
 - IP-XACT design process and metadata objects
 - IP-XACT connections
 - Design hierarchy
 - Addressing
 - Design configurations
- Introduction to Kactus2 extensions for SW, HW/SW mappings and communication
- Kactus2 IP-XACT extensions and examples
 - Summary of standard and extended IP-XACT objects and elements inside objects
 - Communication interface and definition
 - SW component and design
 - System component and design





Metadata based design

Motivation



The Challenges

■ Design of IP (HW, SW) for reusability and portability

- Reuse is not the primary constraint due to tight project deadlines and/or performance
- Too big overhead in time and effort to make it reusable

■ Errors in design data access and transfers

- Missing, outdated, informal documentation: Understanding the IP takes much time between people
- The same information is typed in several times
- Lots of manual inspections for correctness
- Much time to search for correct versions, files and file dependencies

■ Platform and component dependency

- Locking into vendor, IP, tool, custom tool format
- Problems in component availability trigger laborious re-design without any other need

■ Special expertise required

- Much more SW engineers available than HW/FPGA engineers



ITRS roadmap 2011-2026

Table SYSD2

SOC Consumer Driver Desi

Years	2011	2012	2013	2014	2015	2016	2017	2018
SoC-CP Total Logic Size	1.00	1.32	1.79	2.32	2.96	3.77	4.70	5.85
Required % of reused design	54%	58%	62%	66%	70%	74%	78%	82%
Required Productivity for new designs (Normalized to 2011)	1.00	1.22	1.60	2.02	2.50	3.08	3.72	4.48
Required Productivity for reused designs (Normalized to productivity for new designs at 2011)	1.00	1.22	1.60	2.02	2.50	3.08	3.72	4.48

ign Productivity Trends

2019	2020	2021	2022	2023	2024	2025	2026
7.45	9.70	11.65	15.50	19.56	24.40	31.23	38.10
86%	90%	92%	94%	95%	96%	97%	98%
5.51	6.93	8.17	10.67	13.34	16.48	20.89	16.48
5.51	6.93	8.17	10.67	13.34	16.48	20.89	25.24



INTERNATIONAL
TECHNOLOGY ROADMAP
FOR
SEMICONDUCTORS

2011 EDITION

SYSTEM DRIVERS



TAMPERE UNIVERSITY OF TECHNOLOGY
Department of Computer Systems

The Solutions

■ Make designing for reuse fun

- Not an extra effort but elementary part of the design approach
- Do reusability at once, not as a separate part
- Easy to follow design flow & tools, also for SW engineers

■ Use metadata

- Replace informal documentation by machine readable metadata
- Vendor, tool, abstraction independency

■ Open formats and tools

- Advanced tools are too expensive for SMEs, but an SME can invest its share of time to contribute open tools

■ Incremental adoption of metadata

- Any new method should be gradually deployed without disturbing existing design flow
- Often too expensive modify all legacy IP, so allow both new and old exist at the same time
- Metadata does not require any new IP content creation tools

IP-XACT

- IP-XACT 1.5 approved as standard in 2009
- Defines metadata format (XML) for describing IPs, designs, configurations, tools and automation scripts



**IEEE Standard for IP-XACT,
Standard Structure for Packaging,
Integrating, and Reusing IP within
Tool Flows**

IEEE Computer Society
and the
IEEE Standards Association Corporate Advisory Group

Sponsored by the
Design Automation Standards Committee

1685TM



TAMPERE UNIVERSITY OF TECHNOLOGY
Department of Computer Systems

IP-XACT Goals & Benefits Simplified

- “The model”: Vendor, implementation language, abstraction level and tool independent description of IP-blocks and systems
- Standardized integration and configuration flow independent of vendors
- Standard tool interfaces
- Metadata is “machine readable” information about the IP itself
 - “Electronic databook”



Kactus2 in brief

- Purpose: For sketching, packing, integrating and generating **both HW and SW** for embedded products at **several hierarchy levels**
- Goal: **Easiest to use** metadata based tool
- Objective: **Standard compliant**
 - IP-XACT/IEEE1685 + extensions
- Details: see <http://funbase.cs.tut.fi>

Meta-data wrt. traditional design flow

Product specification and design tools

IP-XACT XML metadata based management of design information

Implementation and production tools

System level tools
UML, SysML, SystemC,...

IP, comp, board, spec, ...
design tools
VHDL, C/C++, doc, xls, ...

Libraries


IP-XACT Design environment


Generators


Product creation tools
HDL synth, SW build

Products


Metadata based design flow

Typical design flow



IP-XACT / IEEE1685

IP-XACT metadata objects



IP-XACT-based SoC design

■ Input is **IP-XACT component**

- The sources are encapsulated and separated from the IP XML description
- E.g. HDL source code is embedded via links to the source file in XML file

■ IP-blocks are assembled together in a **IP-XACT design**

- Structural, tool and vendor independent description of the system
- IP-XACT design tools handle its objects, not IP source files
- Compare: Mentor Graphics HDL designer is a visual VHDL design tool

■ **Generators** are specific tools that configure or generate required components


- IP-blocks and the design itself may have generic parameters, which are configured using generators that are typically scripts

■ Output is **IP-XACT Design**


- XML description of the complete system
- The final configured IP-XACT design can be seen as “instructions” how to create the real system

IP-XACT-based SoC Design

Design tasks



Artifacts



IP-XACT objects

- **IP-XACT Objects** are XML metadata files representing SoC components, structure, and configurations
 - top-level XML schema definitions
- **IP-XACT design environment** handles these objects
- Each object have **unique ID: "VLNV"**
 - Vendor, Library, Name, Version
- Objects refer to each other, forming spanning trees of the objects
- IP-XACT defines the structure of SoC, not the actual functionality or purpose

IP-XACT design environment: the tool(s)

Design configuration

Design

Component

Bus definition

Abstraction definition

Abtractor

Generator chain

IP-XACT objects

1. A **component** description defines an IP or interconnect structure.
2. A **bus definition** description defines the type attributes of a bus.
3. An **abstraction definition** description defines the representation attributes of a bus.
4. A **design** description defines the configuration of and interconnection between components.
5. A **design configuration** description defines additional configuration information for a generator chain or design description.
6. An **abstractor** description defines an adaptor between interfaces of two different abstractions.
7. A **generator chain** description defines the grouping and ordering of generators.

VLNV header

- Each IP-XACT object is identified by VLNV (Vendor Library Name Version)
- **VLNV is used and only used to refer between IP-XACT objects**
- VLNV is in the header of each XML file
 - Contents is not specified in standard
- VLNV must be unique for each IP-XACT object
 - E.g. IP-XACT design and component objects must have different VLNVs, since the object type is not counted when making references
 - Tools may add validation of legal references between IP-XACT objects (e.g. a design can not refer to bus definition)

IP-XACT design

...

```
<spirit:vendor>TUT.course.TKT3541</spirit:vendor>  
<spirit:library>product</spirit:library>  
<spirit:name>speden_spelit</spirit:name>  
<spirit:version>1.0</spirit:version>
```


IP-XACT objects on disk

- Metadata is in practice XML-files on disk or database (depending on used tools)
- **IP-XACT metadata objects do not refer to each other by file names or library paths, only by VLNVs**
- **Thus, IP-XACT does not specify the location on disk or name of the XML-files**
 - Can be together with the related files, in a single global folder etc.
- **User is not expected to modify and manage the XML-files**
- **Tools explore the disk/database to find the metadata files and to build an IP-XACT library model**
- **Example:**

C:/.../my_nice_hw_ip/

./ip_xact/my_hw_ip.comp.1.0.xml

./documents

./vhdl_sources

./simulation


./whatever

IP-XACT metadata
file(s)


Files related to the
IP-block

Example: IP-XACT object library

- The libraries will sooner or later blow out with tens of thousands of files and IP-XACT objects
- Tools must be used to manage the library




Library display filtering based on attributes and IP-XACT object types




IP-XACT object library shown by VLVN references hierarchy starting from topmost level

Library shown by IP-XACT object types




Filtering/Search based on VLVN




Example: IP-XACT libraries

- Tools create the object library based on XML-files found
- Kactus2 user must give root folder(s) to start scanning



IP-XACT Component


- IP-XACT component is a general placeholder describing all IP block types like processors, memories, accelerators and building blocks for buses and various interfaces.
- A component contains independent **elements** that can be referenced between each other within the component.
- **File sets** and file set **groups** are folder and file link collections
 - include information about used tools, description languages and instructions how to handle the files
- **Model parameters** are used to configure tools/implementation specified in **views**
- General **parameters** can be any configurable values or symbols related to this component
- Addressing includes **memory maps** and **address spaces** define addressable locations seen into and out from the component
- **Views** represent different purposes of the component
- **Ports** and **bus interfaces** are used to connect component to other components or special test structures
- Other information include e.g. signal constraints, routing information inside component, whether this component is a CPU, etc.



References (IP-XACT component)

- IP-XACT elements refer
 1. to other IP-XACT objects by **VLNV** refs.
 2. to each other inside a component by **name** refs.
 3. to files and folders by **file** refs
- Note: **User or tools must make sure uniqueness and coherence of all references**


Example (not all refs. shown)



IP-XACT Design

- **IP-XACT design** is like a traditional schematic of components
- Describes a list of **component instances** and **connections** between each other

Library of IP-XACT components






IP-XACT / IEEE1685

Integration and connections




About connections

- Component's external interfaces are **ports** or **bus interfaces**.
- Connections between ports are called **ad-hoc connections**.
- Connections between bus interfaces are called **interconnections**.
- **Bus** is a general term for all kinds of interconnection topologies
 - simple buses, crossbars, network on chip
- **Component port** is an external connection from the component, also called **physical port**.
 - It can be **wire** for implementations or **abstract** for modeling purposes.
 - A port is a single signal (one wire) or a group of signals (vector, set of wires).
 - Port direction is mandatory (in, out, inout, phantom).
 - IP-XACT does not support tri-state or multiple strength values.
- **Component bus interface** is a grouping of ports associated to an **IP-XACT bus definition**
- **Same ports can be used several times** for different bus interfaces and ad-hoc connections.



Component bus interfaces


- Background: typical SoC buses have strict **master-slave** roles that are called **bus interface modes** in IP-XACT
 - Master can initiate transfers, slave can only respond
- Bus interfaces are **direct or mirrored**
 - Mirrored interface has the same signals, but directions are reversed
 - A signal that is an input on a direct is an output in the mirror interface
- IP-XACT **default is direct-mirrored** connections
- Mirrored-mirrored is not allowed
- Direct connection is allowed with some restrictions



Example: Ports

- A port can be a vector (bus) or a single wire with types and default values defined
- **Ad-hoc connections are NOT recommended**, since connection validation is poorer
- Use **bus interface** also for single-wire ports

IP-XACT component instance in a design



If checked, this port is visible for ad-hoc connections in *all instances* of this component




EXAMPLE


	Name	Direction	Width	Left (higher) bound	Right (lower) bound	Type	Type definition	Default value	Description	Ad-hoc
1	clk	in	1	0	0	std_logic	IEEE.std_logic_1164.all			<input checked="" type="checkbox"/>
2	hibi_av_in_to_the_hpd	in	1	0	0	std_logic	IEEE.std_logic_1164.all			<input type="checkbox"/>
3	hibi_av_out_from_the_hpd	out	1	0	0	std_logic	IEEE.std_logic_1164.all			<input type="checkbox"/>
8	hibi_empty_in_to_the_hpd	in	1	0	0	std_logic	IEEE.std_logic_1164.all			<input type="checkbox"/>
9	hibi_full_in_to_the_hpd	in	1	0	0	std_logic	IEEE.std_logic_1164.all			<input type="checkbox"/>
10	hibi_re_out_from_the_hpd	out	1	0	0	std_logic	IEEE.std_logic_1164.all			<input type="checkbox"/>
11	hibi_we_out_from_the_hpd	out	1	0	0	std_logic	IEEE.std_logic_1164.all			<input type="checkbox"/>
12	rst_n	in	1	0	0	std_logic	IEEE.std_logic_1164.all			<input type="checkbox"/>
4	hibi comm in to the hpd	in	5	4	0	std logic vector	IEEE.std logic 1164.all			<input type="checkbox"/>

About connection abstraction

- IP-XACT uses **abstraction** to connect two components together
- **Bus definition** and **abstraction definition** define logical signals for a bus
- Ports (physical signals) are mapped to logical in components bus interface




- When the design is implemented in RTL (VHDL), the final result is this:



IP-XACT Bus and Abstraction definitions

- **IP-XACT bus definition** specifies general bus properties like
 - Maximum number of masters and slaves allowed
 - Bus is addressable (it is possible to see memory locations through it)
 - What kind of connections are allowed (mirrored-direct, direct-direct)
- **IP-XACT Abstraction definition** is optional refinement object always used together with bus definition. It defines **logical bus signals** and constraints related to them, like
 - bus width
 - direction of logical signals
 - presence of signal with respect to some condition (some with master, some with slave)
- Several abstraction definitions may exist for one bus definition
- **Port map** is part of component's bus interface defining the mapping between physical and logical signals



Example: BusDef and AbsDef

- Kactus2 groups together Bus and Abstraction definition, but abstraction definition is not compulsory
- Abstraction definition includes qualifiers (address, data, clock, reset, any) and presence (required, optional, illegal)
- Complex signal conditions can be created
 - E.g. some signal is not allowed if the interface is master

The screenshot shows the Kactus2 software interface. On the left, the 'Library components' pane lists two items: 'TUT:ip.hwp.storage alt_ddr2_a2.busdef:1.0' and 'TUT:ip.hwp.storage alt_ddr2_a2.absdef:1.0'. A green box labeled 'EXAMPLE' is placed over the top left. The main window displays the 'alt_ddr2_a2.busdef (1.0) [Bus]*' configuration. The 'General (Bus Definition)' tab is active, showing options like 'Used only between regular and bus components' (checked) and 'Does not include addressing' (unchecked). The 'Signals (Abstraction Definition)' tab is also visible, showing a table of signals. A green box labeled 'Bus definition' points to the 'General' tab, and another green box labeled 'Abstraction definition' points to the 'Signals' tab. A third green box labeled 'Several abstraction definitions may exist for a single bus definitions' points to the library components list.

Bus definition

Abstraction definition

Several abstraction definitions may exist for a single bus definitions

	Name	Qualifier	Width	Default	Mode	Direction	Presence	Driver	Comment
1	MEM_ADDR_TO_ALT_DDR2	address	25		master	out	optional	none	
2	MEM_BE_TO_ALT_DDR2	any	32		master	out	optional	none	
3	MEM_BURST_BEGIN_TO_ALT_DDR2	any	1		master	out	optional	none	

Example: Bus interface port map

- Kactus2 interface editor displays port map **specific to a bus interface**

The screenshot displays the Kactus2 Interface Editor. On the left, a component diagram shows two components: `hibi_mem_dma_1` and `a2_ddr2_dimm_1GB_1`. The `hibi_mem_dma_1` component has ports `rst_n`, `hibi_p`, `alt_ddr2_p`, and `clk_in`. The `a2_ddr2_dimm_1GB_1` component has ports `alt_ddr2_p`, `phy_clk_out`, `ddr2_p` (circled in green), `clk_in`, and `soft_rst_n`. A green callout labeled "Bus interface" points to the `ddr2_p` port.

On the right, the "Interface Editor" window is open. It contains the following fields:

- Bus type VLN**: `TUT ip.hwp.interface ddr2_a2.busdef 1.0` (Callout: "Bus definition VLN")
- Abstraction type VLN**: `TUT ip.hwp.interface ddr2_a2.absdef 1.0` (Callout: "Abstraction definition VLN")
- Interface name**: `ddr2_p`
- Interface mode**: `master`
- Description**: (Empty)

Below these fields is a "Port map" table:


Logical name	Physical name
CS_N_TO_DDR2	mem_cs_n[0..0]
CAS_N_TO_DDR2	mem_cas_n[0..0]
DQ_M_TO_DDR2	mem_dm[7..0]
DQS_TO_AND_FROM_DDR2	mem_dqs[7..0]

Callouts point to the "Bus signals" (the table) and "Component ports" (the `ddr2_p` port in the component diagram).

Example: Port Map


Logical name	Physical name
MEM_ADDR_TO_ALT_DDR2[24..0]	local_address[24..0]

Logical name	Physical name
MEM_ADDR_TO_ALT_DDR2[24..0]	mem_addr_out[24..0]




Port map with offset

- IP-XACT allows mapping with offset between physical and logical signals
- Typical uses
 - Components have different physical bus widths
 - Master and slave components have different mappings but same bus connects both
- Extreme example: one very big Abstraction definition for all possible signals. Components map only the signals they need



Example: port map with offset



a2_ddr2_dimm_1GB (2.0) [Component]

- General
- File sets
- Model parameters
- Parameters
- Address spaces
- Views
- Ports
- Bus interfaces
 - alt_ddr2_p
 - clk_in
 - ddr2_p
 - phy_clk_out
 - rst_n
 - soft_rst_n
- Channels
- Cpus

General
Interface mode
Port maps
Parameters

1 to 1
1 to many
Clean up
Connect

Logical ports

Physical ports

aux_full_rate_clk
 aux_half_rate_clk
 dll_reference_clk
 dqs_delay_ctrl_export
 global_reset_n
 local_refresh_ack
 mem_addr
 mem_ba
 mem_cas_n
 mem_cke
 mem_clk

Logical left	Logical right	Logical name	Physical name	Physical left	Physical right
0	0	MEM_WR_REQ_TO_ALT_DDR2	local_write_req	0	0
0	0	MEM_RD_REQ_TO_ALT_DDR2	local_read_req	0	0
24	0	MEM_ADDR_TO_ALT_DDR2	local_address	24	0
0	0	MEM_READY_FROM_ALT_DDR2	local_ready	0	0
0	0	MEM_RDATA_VALID_FROM_ALT_DDR2	local_rdata_valid	0	0

Mapping is done here by selecting, sorting and drag-dropping across the lists

Already mapped drop down to appear here. Delete = remove mapping

EXAMPLE




IP-XACT / IEEE1685

Design Hierarchy



Design hierarchy

- IP-XACT **design never refer to other designs**
- A design refers to components that are instantiated into design
- The design itself can be wrapped inside a top level component in order to use it as a subdesign
- References always go **downwards in hierarchy**
 - IP-XACT **component can refer to** a lower hierarchy IP-XACT **design**
 - IP-XACT **design cannot refer to any top level component**




Example: Hierarchy


IP-XACT Component: arria_ii_gx_demo_soc

└ IP-XACT Design: arria_ii_gx_demo_soc


└ IP-XACT Component (instance): hibi_segment_small_1





Create bus hierarchy from lower to upper level



Create bus hierarchy from top to lower level



A detailed hierarchy example






IP-XACT / IEEE1685

Addressing and bus components




IP-XACT addressing

- **Address space** is defined for a **component's master interface**. It is programmer's view **looking out** from the master
 - These addresses can be remote (in other component) or local (in this component)
 - **Generators** can create this based on connected memory maps
- **Memory map** is defined for **slave interface** to specify registers, memory and IO accessible through this interface
 - These addresses are physically located in this component
- Note: Address space and memory map can exist without any bus interfaces




IP-XACT addressing details

- Same address space can be associated to several master interfaces in a component
- Several address spaces can exist
- Address space may contain several **segments**
- Address space purpose can be defined like “executable program image”
 - Association is done by **address space reference** that also tells the **base address**.
- **Memory map address blocks** define basic information and usage like “ROM” and “non-volatile”.
 - Advanced definitions include **banks** and address handling especially for **bridge components**.



Address definitions

- **Address unit bits** tells the number of data bits in each increment in address (default is 8 bits)
- **Range** specifies the range as the **number of addressable units**
- **Width** specifies the row width. It tells the maximum single transfer size by a bus interface
- **rows x width == addressUnitBits x range == bits**



AUB=8, Range = 16 => 128 bits in the block

width	8	16	32
	<p>16 rows</p>	<p>8 rows</p>	<p>4 rows</p>
		<p>Single addressable unit Max single transfer unit</p>	

Example: Address space

Max single transfer unit (in a bus interface)

Single addressable unit

Name and description

Name:

Display Name:

Description:

Segment within address block

General

Addressable unit size:

Width of address block:

Range of address block:

Segments

Name	Offset	Range	Description
code	0	512M	
stack	1400M	512M	
heap	3G	1G	
data	512M	1G	

Diagram illustrating the address space layout:

- Address range: 0x0 to 0x777fffff
- Segments: code (0x0 to 0x1ffffff), data (0x20000000 to 0x57800000), stack (0x57800000 to 0x5ffffff), heap (0x5ffffff to 0x777fffff)
- Warning: "data" and "stack" segments overlap

Kactus2 EXAMPLE



Bus components

- On-chip bus or other network is implemented with IP-XACT component that

- include several bus interfaces
- Bus interfaces are internally connected as **channels** or **bridges**

- Kactus2 uses separation to regular and bus components that can be placed on separate columns for better readability


Component includes channel(s) or bridge connecting multiple Bus interfaces internally



EXAMPLE

Channel

- **Channel** is often used to implement a single bus
- **Only mirrored** bus interfaces are allowed.
- Channel has **only one address space** that is same **for all mirrored master interfaces**.
- Mirrored slaves can have subset address spaces.
- A component can have several channels.



Example: Channel

- Bus interfaces can be associated to one or more channels
- Channels do not specify any explicit signal-by-signal mapping between bus interfaces, but just information which ones are logically connected

This component has only one channel that connects shown bus interfaces

The screenshot displays the Kactus2 software interface. On the left, a tree view under 'General' shows 'File sets' (hdlSources), 'Model parameters', 'Parameters', 'Address spaces', 'Views' (rtl), 'Ports', and 'Bus interfaces'. Under 'Bus interfaces', a list includes 'clk_in', 'ddr2_ctrl_p', 'hibi_p1', 'hibi_p2', and 'rst_n'. Below this, the 'Channels' section shows a single entry, 'HIBIchannel'. On the right, the 'Names and description' panel for 'HIBIchannel' is visible, with fields for 'Name', 'Display Name', and 'Description' (containing 'Internal connections inside bus segment'). Below this, the 'Bus interface references' panel shows a list of references: 'hibi_p1', 'hibi_p2', and 'ddr2_ctrl_p', with 'ddr2_ctrl_p' selected. A green callout bubble points to the 'HIBIchannel' entry in the 'Channels' list, and another points to the 'Bus interface references' list.

General

- File sets
 - hdlSources
- Model parameters
- Parameters
- Address spaces
- Views
 - rtl
- Ports
- Bus interfaces
 - clk_in
 - ddr2_ctrl_p
 - hibi_p1
 - hibi_p2
 - rst_n
- Channels
 - HIBIchannel
- Cpus
- Other clock drivers

Names and description

Name: HIBIchannel

Display Name:

Description: Internal connections inside bus segment

Bus interface references


- hibi_p1
- hibi_p2
- ddr2_ctrl_p

Double-click to see drop-down list of available bus interfaces

EXAMPLE


Bridge

- **Bridge** is often used to connect different buses together.
- Bridge defines **for each slave** its connections to one or more master interfaces.
 - Internal wiring is explicitly defined
- Bridge has **only direct** interfaces, and it can connect to direct or mirrored interfaces.




Transparent bridge addressing

- In **transparent bridge**, the address space seen from the master interface (out from bridge) is seen as such at slave interface.
- If bridge connects multiple masters to a slave, the slave memory map contains all master address spaces.
- Note that bridge master address space may not cover all of the available memory of other component (B). Component A can transparently see B's space as defined in bridge's master address space.



Opaque bridge addressing

- In **Opaque bridge**, the address space on bridge's master interface is not directly seen from the slave interface.
- In this case, the bridge makes complex mappings with offsets and base addresses. See IEEE1685 Annex H for complete presentation.






IP-XACT / IEEE1685

Design configuration



Component View

- A component can have several views that describe
 - information about implementation environment
 - design hierarchy
 - associated files
- **Views can be seen as different purposes** of the component
 - “RTL view” may describe the source hardware module/entity with its pin interface
 - “A documentation view” may define the written specification of this IP
 - “Structural view” may refer to an IP-XACT design for hierarchical designs
- IP-XACT standard allows only one active view for a component when instantiated in a design




IP-XACT Design configuration

■ Defines


- **Active (current) views** for all component instances of the IP-XACT design
- Configuration for interconnections between the same bus types (bus definition) but with different abstraction definitions. This uses **IP-XACT abstractor objects**
- Configurable information for parameters defined in generators in **IP-XACT generator chain** object

- A single design configuration applies to a single design, but a **design may have multiple design configurations**




Configurations: Basic case 1

- Design configuration selects active views of component instances in IP-XACT design
- E.g. one for implementation and one for simulation purposes



Configurations: Basic case 2

- Design configuration selects different IP-XACT designs
- E.g. two different implementations for production and testing
- Note: views can also be configured at the same time



Example: Design configurations

- Kactus2 manages/lists design configurations on right hand panel
- Kactus2 creates IP-XACT component, design and design configuration objects for user
- User can add more configurations

EXAMPLE

The screenshot shows the Kactus2 interface with the following components:

- IP-XACT Library:** A panel on the left showing a hierarchy of components. The 'firstsoc:draft' component is highlighted, and a callout points to it with the text "Component 'firstsoc'".
- Design Canvas:** The central area showing a hierarchical design for the 'firstsoc' component. It includes a 'hibisegment_1' component with ports 'hibi_port_1' and 'hibi_port_2', and two 'tta' components ('tta_1' and 'tta_2'). A callout points to the canvas with the text "Hierarchical design for component 'firstsoc' on the design configuration 'structural'".
- Configuration Details:** A panel on the right showing the 'List of configurations' and 'Configuration Details'. The 'Current configuration' is set to 'structural'. A table shows the active view for each instance:

Instance name	Active view
hibisegment_1	rtl
tta_1	rtl
tta_2	rtl

 A callout points to the 'rtl' view for 'hibisegment_1' with the text "Component instance's active view in 'structural' configuration".

Objects on disk (note: Kactus2 takes care of XML files, do not edit manually)

The screenshot shows a file explorer with the following files and their corresponding labels:

- ip.swp.driver**, **ip.swp.stack**, **product**, **soc**, **firstsoc**, **draft**: These are the source files.
- firstsoc.design.draft.xml**: Labeled "IP-XACT design".
- firstsoc.designcfg.draft.xml**: Labeled "IP-XACT design configuration".
- firstsoc.draft.xml**: Labeled "IP-XACT component".
- firstsoc.testing.designcfg.draft.xml**: Labeled "IP-XACT design configuration #2".

Example: Creating configurations

- Example: A component have one design and one configuration that defines component instance views
- A new configuration may add
 - new set of views and/or
 - changes to the design structure
 - a totally different design
- Note: it is **not recommended to modify hierarchical connections** in a design for some configuration
 - Violates component-design hierarchy consistence
 - If needed, create a new component (copy & give a new name or version)

Case 1: different component views only

Case 2: different design

Case 2: modify the design

Create new configuration

☒ Use current design ☐ Create new design ☐ Copy old design to new configuration

Configuration name:

Configuration VLNV

Vendor: tutorial

Library: soc


Name:

Version: draft

OPTIONAL reference to this component's top-level implementation view

Ok Cancel

EXAMPLE



Parameters

- Parameters make components configurable
- IP-XACT objects have **parameters** that can be used to configure or hold any information
 - name, value, attributes
 - Parameter scope is not defined (global/local)
 - Parameters can be of any type
- IP-XACT components may have also **model parameters**
 - specific to the implementation of the IP-XACT object
 - E.g. VHDL generics
 - <name, type, usage, value>
- Values can be omitted or given as the defaults
 - Design/instance specific values can override the defaults

Example: Model parameter defined in IP-XACT component

- Model parameters are globally defined (not specific to a source file)
- User must take care that a model parameter does not affect unintentionally if the same name is used in several source files (e.g. "input")

entity hibi_wrapper_r1 is
generic (
-- Structural settings.
-- All widths are given in bits
addr_width_g : integer;
...
);

Name	Data type	Usage type	Value	Description
addr_width_g	integer	nontyped	32	
agent_max_...	integer	nontyped	200	
agent_max_...	integer	nontyped	200	
agent_max_...	integer	nontyped	200	
agent_max_...	integer	nontyped	200	
agent_max_...	integer	nontyped	200	
agent_max_...	integer	nontyped	1	



EXAMPLE



Example: Model parameter set in IP-XACT design

- Model parameters are set in IP-XACT design for component instances
 - If not set, default values are used

The screenshot displays the IP-XACT design tool interface. On the left, a component instance named `hibi_segment_small_0` is shown on a grid. It has several input and output ports: `clk`, `rst_n`, `hibi_p1`, `hibi_p2`, `hibi_p3`, `hibi_p4`, `c0`, `clk`, `rst`, and `hit`. A green callout box with a cactus icon and the word "EXAMPLE" points to the component. On the right, the "Component Instance Details" panel is open, showing the instance model `TU ip.hwp.communicati hibi_segment_small 3.0`. The instance name is `hibi_segment_small_0`, and the description is "4x HIBI wrappers with bus wiring". Under "Configurable element values", a table shows the parameter `addr_width_g` set to `32`.

Name	Value
<code>addr_width_g</code>	<code>32</code>

A green callout box points to the "Configurable element values" table with the text: "Double-click to see drop-down list of model parameters".

Double-click to see drop-down list of model parameters

Example: Parameter

- Any parameter-value pair can be used within the IP-XACT component

hibi_segment_small (3.0) [Component]*

General
File sets
Model parameters
Parameters


Name	Value	Description
generic_clk_in_port_name	clk_in	example how parameters can be used

EXAMPLE

General
File sets
Model parameters
Parameters
Address spaces
Views
Ports

Name	Direction	Width	Left (higher) bound	Right (lower) bound	Type
generic_clk_in_port_name	in	1	0	0	
clk_in	in	1	0	0	
agent_we_in_8	in	1	0	0	
agent_we_in_7	in	1	0	0	

Configuration process



- IP-XACT component have properties that are common to all its instances
- IP-XACT design and design configuration hold all instance specific properties
 - "Configurable element value" define model parameter value
- Generated files can be stored to the file sets of the top component of the design
 - Not defined in the standard, but follows the hierarchy

IP-XACT model parameter propagation approach

- Basic idea: IP-XACT objects encapsulate their own properties that should not depend on other objects (for maximum reusability)
- IP-XACT makes **only downward hierarchy references**
 - IP-XACT component can refer to a design (lower hierarchy))
 - IP-XACT design can not refer to a component (upper hierarchy), only for a component instance at lower hierarchy design
- IP-XACT **propagates model parameters only for one level**
 - From design to component instances
 - Not from a component to designs
- Notes: Using fixed values (no parameters at all) are the safest (debugging), but blows out the number of objects in library
 - E.g. individual components for all fixed bus width variations
 - Laborous to handle manually, but not a problem for automated tools

Propagation of generic values in VHDL design

Case A: Generics do not have any dependencies between hierarchy levels: each component should be edited separately if something changes in top level

```
Inst_top : top_comp
Generic map (
  DSize <= 32,
  ...
);
...
```

```
Inst_1 : sub_comp_1
Generic map (
  DataSize <= 32,
  ...
);
...
```

```
Inst_3 : sub_comp_3
Generic map (
  DWidth <= 32,
  ...
);
...
```

```
Inst_5 : sub_comp_5
Generic map (
  Dsize <= 32,
  ...
);
...
```

Case B: Generics propagated from top level: Changes to only top level is required

```
Inst_2 : sub_comp_2
Generic map (
  DataSize <= DSize,
  ...
);
...
```

```
Inst_4 : sub_comp_4
Generic map (
  DWidth <= DataSize,
  ...
);
...
```

```
Inst_6 : sub_comp_6
Generic map (
  Dsize <= DWidth,
  ...
);
...
```


VHDL generic benefits and problems

- Easy to make different versions by propagating generics downwards
- Less files in disk, since only top-level components are created for each configuration
- From a sample VHDL file it is difficult to tell what generic values were used and where they are coming from
- Difficult to debug and track product configurations
- Propagation of VHDL generics can be implemented in IP-XACT in two ways
 - Implement tool automation for method A (preferred)
 - Mimic VHDL generics propagation in method B (possible but as error prone as VHDL)

IP-XACT model parameter in VHDL

Case A

- Basic mechanism: **design has configurable element values** (name, value) that set **component model parameters** (instance specific)
- If fixed, no parameters are required
- Still possible to use modelParameter, but no dependency from design to its top level component
- Tools can automate the process

Component: top_comp (topmost level)

modelParam: DSize = 32

Design: top_comp

confElementValue: none, or DataSize = 32

Component instance: sub_comp_1

modelParam: none, or DataSize, or DataSize=32

Design: sub_comp_2

confElementValue: none, or DWidth = 32

Component instance: sub_comp_3

modelParam: none, or DWidth, or DWidth = 32

```
Inst_top : top_comp
  Generic map (
    DSize <= 32,
    ...
  );
...
```

```
Inst_1 : sub_comp_1
  Generic map (
    DataSize <= 32,
    ...
  );
...
```

```
Inst_3 : sub_comp_3
  Generic map (
    DWidth <= 32,
    ...
  );
...
```

```
Inst_5 : sub_comp_5
  Generic map (
    Dsize <= 32,
    ...
  );
...
```

IP-XACT model parameter in VHDL

Case B

1. From component to design

This is **not specified in standard**, but possible: use the same parameter names in components and designs

2. From design to lower hierarchy component

The standard way: IP-XACT design define values for component instance model parameters

- Propagation of generic values
- Kactus2 v. 1.3 VHDL generator follows this principle

Component: top_comp (topmost level)
modelParam: DSize = 32 (default)

Design: top_comp **1**
confElementValue: DataSize = DSize

Component instance: sub_comp_2
modelParam: DataSize

Design: sub_comp_2
confElementValue: Dwidth = DataSize

Component instance: sub_comp_4
modelParam: Dwidth (= 8 by default)

```
Inst_top : top_comp  
  Generic map (  
    DSize <= 32,  
    ...  
  );  
  ...
```

```
Inst_2 : sub_comp_2  
  Generic map (  
    DataSize <= DSize,  
    ...  
  );  
  ...
```

```
Inst_4 : sub_comp_4  
  Generic map (  
    DWidth <= DataSize,  
    ...  
  );  
  ...
```

```
Inst_6 : sub_comp_6  
  Generic map (  
    Dsize <= DWidth,  
    ...  
  );  
  ...
```

About versioning

Benefit, but also a drawback if misused: propagate change to all objects

No automatic propagation, but requires modifying other IP-XACT objects referring to original version "1.0"

1) File version change in repository

VLN_version_1.0

my_component_v5.1.vhd



No change to IP-XACT object

2) Version change "ip-kind-wise" (e.g. branch in repository)

A) Update IP-XACT object

VLN_version_1.0

my_component_v5.1.vhd

branch

my_component_v5.1.b.vhd

B) New IP-XACT object

VLN_version_1.0

my_component_v5.1.vhd

branch

VLN_version_1.1

my_component_v5.1.b.vhd






Introduction to Kactus2 extensions for SW, HW/SW mappings and communication




The general layer model


- Reuse is implemented by strict use of layers




Kactus2 layer model



Kactus2 IP-XACT extensions




Kactus2 IP-XACT Extension: Hierarchy




Kactus2 IP-XACT Extension: SW

- SW components have VLNV identity
- Structural description of SW
- Provide means of SW code validation against formally defined APIs
- Example: a software platform stack



Extension: Application Communication interface

- Defines how HW or SW application communicate with each other
- First implementation: Multicore association MCAPI
 - Defines logical communications topology
 - Programmers view to product through hierarchies
- HW components are seen as *virtual MCAPI nodes*
- Benefit: Applications are portable between HW/SW and SW/SW



Example IP-XACT Library and SoC Layers

SW Application
Algorithm X

algorithmX

SW Platform API
X_endpoints

X_endpoints

Drag an **Application** from the library
OR double-click to create new

Endpoints

Name: data_in
Endpoint: <HW, unset, unset>

Name: data_out
Endpoint: <HW, unset, unset>


SW Platform component
HIBI driver

hibi_driver

HW Platform Component
TTA processor

tta

hibi



Communication abstraction

Application SW

SW abstraction (API)

SW platform (optional)

Hardware abstraction

HW platform

Disclaimer: Kactus2 v1.4 onwards will present changes



TAMPERE UNIVERSITY OF TECHNOLOGY
Department of Computer Systems

Component creation

SW Application
Algorithm X

algorithmX

SW Platform API
X_endpoints

X_endpoints

Drag an **Application** from the library
OR double-click to create new

Endpoints

Name: data_in
Endpoint: <HW, unset, unset>

Name: data_out
Endpoint: <HW, unset, unset>


SW Platform component
HIBI driver

hibi_driver

HW Platform Component
TTA processor

tta

hibi



Disclaimer: Kactus2 v1.4 onwards will present changes

LOGY



Department of Computer Systems

SW component creation

SW Application
Algorithm X

algorithmX

SW Platform API
X_endpoints

X_endpoints

Drag an **Application** from the library
OR double-click to create new

Endpoints

Name: data_in
Endpoint: <HW, unset, unset>

Name: data_out
Endpoint: <HW, unset, unset>


SW Platform component
HIBI driver

hibi_driver

HW Platform Component
TTA processor

tta

hibi



Disclaimer: Kactus2 v1.4 onwards will present changes

LOGY



Department of Computer Systems

System design from HW and SW components

1. Library items

SW Application
Algorithm X

algorithmX

SW Platform API
X_endpoints

X_endpoints

Drag an **Application** from the library
OR double-click to create new

Endpoints

Name: data_in
Endpoint: <HW, unset, unset>

Name: data_out
Endpoint: <HW, unset, unset>

SW Platform component
HIBI driver

hibi_driver


HW Platform Component
TTA processor

tta

hibi

Tampere University of Technology (C) 23.03.2012 TDH

2. HW design



System design
Firstsoc

firstsoc_tta_2 (ID = 0)

Drag a **SW platform** from the library
OR double-click to create new

firstsoc_tta_1 (ID = 1)

Drag a **SW platform** from the library
OR double-click to create new

3. SW to HW mapping = Kactus2 system design

HW design
Firstsoc

hibisegment_1

hibi_port_1

hibi_port_2

tta_1

hibi

tta_2

hibi



TAMPERE UNIVERSITY OF TECHNOLOGY
Department of Computer Systems

HW design creation in Kactus2

The screenshot shows the 'New Design' dialog box in Kactus2. The 'Component' tab is selected in the left sidebar. The 'Kactus Attributes' section shows 'Product Hierarchy' set to 'SoC' and 'Firmness' set to 'Template'. The 'VLNV' section has 'Library' set to 'soc'. The 'Directory' field shows 'C:\Dropbox\Kactus2 development\Kactus2tutorial'. A blue arrow points from the 'Design' icon in the sidebar to a circuit diagram overlay. The diagram shows a block 'hibisegment_1' with ports 'hibi_port_1' and 'hibi_port_2'. 'hibi_port_1' is connected to a block 'tta_1' with port 'hibi'. 'hibi_port_2' is connected to a block 'tta_2' with port 'hibi'. A box labeled 'HW design Firstsoc' is positioned above the diagram. A green box labeled 'EXAMPLE' with the Kactus2 logo is at the bottom left of the diagram area. 'OK' and 'Cancel' buttons are at the bottom of the dialog.

New Design
Creates a hierarchical design

Kactus Attributes

Product Hierarchy: SoC
Firmness: Template

VLNV

Vendor:
Library: soc
Name:
Version:

Directory: C:\Dropbox\Kactus2 development\Kactus2tutorial

HW design
Firstsoc

EXAMPLE

hibisegment_1
hibi_port_1 hibi_port_2

tta_1
hibi

tta_2
hibi

OK Cancel

System creation in Kactus2

The screenshot shows the 'New System' dialog in Kactus2. The left sidebar contains icons for Component, Design, SW Compo..., SW Design, System, and Bus. The main area is titled 'New System' and contains the following sections:

- Select component:** A tree view showing the hierarchy: k3547 > tutorial > soc > firstsoc > draft. A green callout box with an arrow pointing to 'draft' contains the text: 'Select to which HW platform the SW will be mapped'.
- Select configuration:** A dropdown menu set to 'structural'.
- VLNV:** Fields for Vendor (tutorial), Library (soc), Name, and Version.
- Directory:** A text field showing the path: C:\Dropbox\Kactus2 development\Kactus2tutorial\tutorial\soc.

Below the dialog, a diagram illustrates the hardware design. A box labeled 'HW design Firstsoc' points to a block named 'hibisegment_1'. This block has two ports, 'hibi_port_1' and 'hibi_port_2', which are connected to 'hibi' ports of two blocks labeled 'tta_1' and 'tta_2' respectively.

EXAMPLE

Disclaimer: Kactus2 v1.4 onwards will present changes

System creation in Kactus2

This is the HW component instance that accomodates SW instances



EXAMPLE

System design
Firstsoc

firstsoc_tta_2 (ID = 0)

Drag a **SW platform** from the library
OR double-click to create new

firstsoc_tta_1 (ID = 1)


Drag a **SW platform** from the library
OR double-click to create new

- Note: Kactus2 v 1.3 supports application SW components only together with MCAPI endpoints (but you can use **empty endpoints** if needed)
- Kactus2 from v1.4 generalizes communication interface to support also other than MCAPI abstraction

Drag-drop, or
Click to create from scratch
to complete:

- SW platform or stack
- Endpoints
- Applications

Complete Kactus2 system design



Disclaimer: Kactus2 v1.4 onwards will present changes

App code template generation

```
firstsoc (draft) [System]* X X  X_endpoints (draft) [MCAPI Endpoints] X X  main.c [Code] X X

/*
 * File: main.c
 *
 * Generated by Kactus2 on 2012-01-23.
 */


#include <stdlib.h>
#include <stdio.h>

// This header includes the Kactus2 generated MCAPI code.
#include <ktsmcapi.h>

int main(int argc, char* argv[])
{
    // Initialize MCAPI.
    if (initializeMCAPI() != 0)
    {
        // TODO: Write error handling code.
        return EXIT_FAILURE;
    }

    // TODO: Write your application code here.

    // Finalize MCAPI before exiting.
    mcapi_finalize(&status);
    return EXIT_SUCCESS;
}
```





TO BE ADDED LATER

**SW and HW/SW mapping,
attributes in detail**



References

- IEEE1685-2009 standard
- Lauri Matilainen, Antti Kamppi, Joni-Matti Määttä, Erno Salminen, Timo D. Hämmäläinen, "KACTUS2: IP-XACT/IEEE1685 compatible design environment for embedded Multiprocessor System-on-Chip products", Tampere University of Technology, Report 37, 2011, ISBN 978-952-15-2625-1
- [http:// funbase.cs.tut.fi](http://funbase.cs.tut.fi)
- <http://sourceforge.net/projects/kactus2/>