A static timing analysis program written in C++. Cadence LEF/DEF definitions of circuit geometry and SDF definitions of circuit timing data of a synchronous circuit are compiled in order to generate timing constraints for non-zero skew circuit operation.
CategoriesElectronic Design Automation (EDA)
Follow High Performance IC Timing
Rate This ProjectLogin To Rate This Project
Be the first to post a review of High Performance IC Timing!