A static timing analysis program written in C++. Cadence LEF/DEF definitions of circuit geometry and SDF definitions of circuit timing data of a synchronous circuit are compiled in order to generate timing constraints for non-zero skew circuit operation.

Project Activity

See All Activity >

Follow High Performance IC Timing

High Performance IC Timing Web Site

Other Useful Business Software

2018 Network Intelligence Planning Guide 2018 Network Intelligence Planning Guide Icon
2018 Network Intelligence Planning Guide Icon

Get insights on net neutrality, cloud readiness, security and WAN transformation.

Networking is becoming cloudier, hybrid and more Internet-centric. IT managers now own user experience, whether they own the networks or not. Get our latest ebook to learn how network intelligence will help you adapt to a quickly changing Internet-centric environment.
Are you involved with your company's network performance/operations team?
Get Ebook

Rate This Project

Login To Rate This Project

User Reviews

Be the first to post a review of High Performance IC Timing!

Additional Project Details

Languages

English

Intended Audience

Science/Research

Programming Language

C++

Registered

2004-01-05