CSR generator takes an input XML description and generates Verilog CSR implementation on APB bus, documentation, C header files and test collaterals.
Features
- Verilog, CSR, Generator, ASIC, FPGA
Follow Gen CSRs
You Might Also Like
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of Gen CSRs!