CAD Flow For Design and Verification Files

Fronend CAD flow for IP creation, QC, IP Packaging and HandOff

Brought to you by: edautils

The interactive file manager requires Javascript. Please enable it or use sftp or scp.
You may still browse the files here.

Name	Modified	Size	InfoDownloads / Week
fecad-flow.tar.gz	2024-12-24	410.6 MB	1
Totals: 1 Item		410.6 MB	1

Other Useful Business Software

Keep company data safe with Chrome Enterprise

Protect your business with AI policies and data loss prevention in the browser

Make AI work your way with Chrome Enterprise. Block unapproved sites and set custom data controls that align with your company's policies.

Download Chrome

MongoDB Atlas runs apps anywhere

Deploy in 115+ regions with the modern database for every enterprise.

MongoDB Atlas gives you the freedom to build and run modern applications anywhere—across AWS, Azure, and Google Cloud. With global availability in over 115 regions, Atlas lets you deploy close to your users, meet compliance needs, and scale with confidence across any geography.

Start Free

Recommended Projects

IP-XACT 2009/2014 Platform
Smart GUI/Commandline tools to create IP-XACT( 2009/2014) files
Alliance CAD System
Alliance CAD System is a free set of EDA tools and portable cell libraries for VLSI design. It covers the design flow from VHDL up to layout. It includes VHDL simulator, RTL synthesis, place and route, netlist extractor, DRC, layout editor.
RapidQ RTL Rewrite
The RapidQ RTL (Run-time library) Rewrite is a project to create a new set of libs for RapidQ. These will be functions, not embedded. In the end, they will replace the RapidQ libs.
GUI for rtl_power
The real open-source RTL-SDR 2832 dongle panoramic spectrum analyzer
Panoramic FFT analyzer direct access RTL
Panoramic spectrum analyzer with access to RTL

CAD Flow For Design and Verification Files

Fronend CAD flow for IP creation, QC, IP Packaging and HandOff

Get an email when there's a new version of CAD Flow For Design and Verification