Download Latest Version capstone-6.0.0-Alpha10-Windows-x64.exe (5.9 MB)
Email in envelope

Get an email when there's a new version of Capstone

Home / 6.0.0-Alpha10
Name Modified Size InfoDownloads / Week
Parent folder
capstone-6.0.0-Alpha10-Windows-x64.exe 2026-07-21 5.9 MB
capstone-devel-6.0.0-Alpha10.x86_64.rpm 2026-07-21 6.7 MB
libcapstone-dev_6.0.0-Alpha10_amd64.deb 2026-07-21 6.8 MB
capstone-6.0.0-Alpha10.tar.xz 2026-07-21 5.7 MB
capstone-6.0.0-Alpha10.tar.xz.sha256 2026-07-21 96 Bytes
6.0.0-Alpha10 source code.tar.gz 2026-07-21 9.2 MB
6.0.0-Alpha10 source code.zip 2026-07-21 10.6 MB
README.md 2026-07-21 5.7 kB
Totals: 8 Items   44.9 MB 4

API changes and additions

  • Enum names of the Alpha architecture are now correctly all upper case. Because of an old Auto-Sync bug all the enum names were prefixed with Alpha instead of ALPHA and some contained lower case letters. Sadly, I just recently recognized that Alpha was effected by that bug.

While this change is very annoying for everybody using the Alpha module, it must be done before the Beta release. Please excuse the inconvenience!

A simple command to replace almost all of these occurrences in your code base is: find . -type f -regex ".*\.\(c\|h\)$" -exec sed -i -E "s|Alpha_([A-Z0-9_]+)|ALPHA_\1|g" {} + Author: @Rot127

  • RISC-V got a v5 compatibility macro for its header. With its recent module update CS_MODE_RISCVC was renamed to CS_MODE_RISCV_C to be more consistent with the other CS_MODE_ enums. This could break builds against a v5 code base which only has CS_MODE_RISCVC.

Now you can simply define CAPSTONE_RISCV_COMPAT_HEADER before including capstone.h and CS_MODE_RISCVC will be defined as alias for CS_MODE_RISCV_C

#define CAPSTONE_RISCV_COMPAT_HEADER #include <capstone/capstone.h> Author: @moste00

  • Prevent literal displacement truncation for AArch64 memory operands. There are AArch64 displacements which are 64bit in size. But aarch64_op_mem.disp was an int32_t. It was promoted to an int64_t. Author: @amaanmujawar

  • Fixed several decoding bugs in the Alpha module. See https://github.com/capstone-engine/capstone/pull/2967 for details. Author: @mattst88

  • The RISC-V details now also include the FP rounding mode cs_riscv.rounding_mode. Author: @moste00

  • AArch64: Add CS_OPT_SYNTAX_AARCH64_EXPLICIT_WIDE_IMM flag to print shifted MOVN and MOVZ instructions in their explicit forms instead of using the equivalent MOV aliases.

Example output from cstool: ```

cstool aarch64 0xe402a012 mov w4, #-0x170001

cstool aarch64+explicitwideimm 0xe402a012 movn w4, [#0]x17, lsl [#16]

cstool aarch64+explicitwideimm 0xe402a052 movz w4, [#0]x17, lsl [#16] ``` Author: @amaanmujawar

  • M68K: Fixed EA decoding error and added ColdFire EMAC_B dual-acc MAC. Author: @b1llow

What's Changed

New Contributors

Full Changelog: https://github.com/capstone-engine/capstone/compare/6.0.0-Alpha9...6.0.0-Alpha10

Source: README.md, updated 2026-07-21