A simple Embedded System Framework that allows rapid development of applications build for AVR family. System is based on a super-loop architecture with check and skip (no-wait) flag event driver system.

Supports:
UART, SysTick Timer, ADC, SPI, EEPROM, PWM.
Also supports: Xilinx FPGA configuration, FPGA SSI interface, smart card reader etc.

Tested partially (different modules in each case) on ATMega163/16/32/323/8.

Awards
CodeProject 2010, Third Prize, Hardware and Device Programming

Check the Wiki Page for more details.

Features

  • 8-channel AVR controlled R/C Servo Control
  • Smart Card Reader

Project Samples

Project Activity

See All Activity >

License

Common Development and Distribution License

Follow AVRILOS

AVRILOS Web Site

You Might Also Like
Our Free Plans just got better! | Auth0 by Okta Icon
Our Free Plans just got better! | Auth0 by Okta

With up to 25k MAUs and unlimited Okta connections, our Free Plan lets you focus on what you do best—building great apps.

You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your secuirty. Auth0 now, thank yourself later.
Try free now
Rate This Project
Login To Rate This Project

User Ratings

★★★★★
★★★★
★★★
★★
2
0
0
0
0
ease 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 4 / 5
features 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 5 / 5
design 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 4 / 5
support 1 of 5 2 of 5 3 of 5 4 of 5 5 of 5 4 / 5

User Reviews

  • Thank you
  • Nice, thank you
    1 user found this review helpful.
Read more reviews >

Additional Project Details

Intended Audience

Science/Research, Education, Developers, Engineering

Programming Language

C, VHDL/Verilog

Related Categories

C Frameworks, C Operating System Kernels, C Embedded Systems Software, VHDL/Verilog Frameworks, VHDL/Verilog Operating System Kernels, VHDL/Verilog Embedded Systems Software

Registered

2011-05-28