ArchC Architecture Description Language Files

Status: Beta

Brought to you by: archc, balbertini, baldas, brunocardoso, and 3 others

The interactive file manager requires Javascript. Please enable it or use sftp or scp.
You may still browse the files here.

Name	Modified	InfoDownloads / Week
Parent folder
0.7.2-archc2.0beta3	2006-07-03	0
0.7.1	2006-07-03	0
0.7.1-archc2.0beta2	2006-05-09	0
0.7.0	2004-09-17	0
Totals: 4 Items		0

Other Useful Business Software

Our Free Plans just got better! | Auth0

With up to 25k MAUs and unlimited Okta connections, our Free Plan lets you focus on what you do best—building great apps.

You asked, we delivered! Auth0 is excited to expand our Free and Paid plans to include more options so you can focus on building, deploying, and scaling applications without having to worry about your security. Auth0 now, thank yourself later.

Try free now

Gen AI apps are built with MongoDB Atlas

The database for AI-powered applications.

MongoDB Atlas is the developer-friendly database used to build, scale, and run gen AI and LLM-powered apps—without needing a separate vector database. Atlas offers built-in vector search, global availability across 115+ regions, and flexible document modeling. Start building AI apps faster, all in one place.

Start Free

Recommended Projects

Embedded System Simulator
A cross-platform simulator for embedded systems, with a plug-in architecture for adding microcontrollers and other devices. Written in C for maximum compatibilty and speed. Currently has support for AVR AT90S8515 and ATmega128.
LogicCircuit
Educational software for designing and simulating logic circuits, with intuitive GUI, hierarchical circuits and multi bit buses, oscilloscope, and navigate running circuits hierarchy. Please visit project's web site at: http://www.LogicCircuit.org
PLP
Powerful Verilog Preprocessor. PLP stands for Perl Pre-processor. Perl is used as "control language" that is embedded in the Verilog code (or any other code) to generate code on the fly. It is used commonly as a Verilog pre-processor but can be used with any target/output language (C, C++, Java,...
Digital Logic Design
DLD V 2.0 Released Digital Logic Design is a Software tool for designing and simulating digital circuits. It provides digital parts ranging from simple gates to Arithmetic Logic Unit. You may start your circuit from simple gates and flipflops and keep on converting them into ICs. These...
sister
Sister is high-level synthesizer for SoC design . It analyzes SystemC(based on C++ language) source code and creates Verilog HDL source code.

ArchC Architecture Description Language Files

Get an email when there's a new version of ArchC Architecture Description Language