Hi, supporting VHDL-2008's simplified sensitivity lists would be nice. E.g.: process(all) is begin ... end process;
Log in to post a comment.