#5 parameter declarations

[David Hutchins]

module test (in,out);

input in;
output out;

parameter STATE1 = 0,
STATE2= 1;

endmodule

This file creates a syntax error due to the comma at
the end of line 6 when ran with the internal verilog
compiler of vIDE.

[David Hutchins]