Verilator converts synthesizable Verilog HDL modules into SystemC modules. This enables users with Verilog code to have a publicly available co-simulation environment. For all information, see http://www.veripool.com/verilator.html.
Sign up for the SourceForge newsletter:
You seem to have CSS turned off.
Please don't fill out this field.