|
From: Julian S. <se...@so...> - 2020-01-22 10:40:45
|
https://sourceware.org/git/gitweb.cgi?p=valgrind.git;h=16eb4436e2b2c2e6e4fc51520b1ef16607204313 commit 16eb4436e2b2c2e6e4fc51520b1ef16607204313 Author: Julian Seward <js...@ac...> Date: Wed Jan 22 11:39:53 2020 +0100 iselV128Expr_wrk: handle Iex_ITE. This is needed by the recent 'grail' changes. n-i-bz. Diff: --- VEX/priv/host_arm64_isel.c | 7 +++---- 1 file changed, 3 insertions(+), 4 deletions(-) diff --git a/VEX/priv/host_arm64_isel.c b/VEX/priv/host_arm64_isel.c index eb7630e..4fa50b9 100644 --- a/VEX/priv/host_arm64_isel.c +++ b/VEX/priv/host_arm64_isel.c @@ -3035,10 +3035,9 @@ static HReg iselV128Expr_wrk ( ISelEnv* env, IRExpr* e ) } /* if (e->tag == Iex_Triop) */ - if (0 && e->tag == Iex_ITE) { - /* JRS 2019Nov24: I think this is right, and it is somewhat tested, but - not as much as I'd like. Hence disabled till it can be tested more. */ - // This is pretty feeble. We'd do better to generate BSL here. + if (e->tag == Iex_ITE) { + // This code sequence is pretty feeble. We'd do better to generate BSL + // here. HReg rX = newVRegI(env); ARM64CondCode cc = iselCondCode(env, e->Iex.ITE.cond); |