You can subscribe to this list here.
| 2002 |
Jan
|
Feb
|
Mar
|
Apr
|
May
|
Jun
|
Jul
|
Aug
|
Sep
(1) |
Oct
(122) |
Nov
(152) |
Dec
(69) |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 2003 |
Jan
(6) |
Feb
(25) |
Mar
(73) |
Apr
(82) |
May
(24) |
Jun
(25) |
Jul
(10) |
Aug
(11) |
Sep
(10) |
Oct
(54) |
Nov
(203) |
Dec
(182) |
| 2004 |
Jan
(307) |
Feb
(305) |
Mar
(430) |
Apr
(312) |
May
(187) |
Jun
(342) |
Jul
(487) |
Aug
(637) |
Sep
(336) |
Oct
(373) |
Nov
(441) |
Dec
(210) |
| 2005 |
Jan
(385) |
Feb
(480) |
Mar
(636) |
Apr
(544) |
May
(679) |
Jun
(625) |
Jul
(810) |
Aug
(838) |
Sep
(634) |
Oct
(521) |
Nov
(965) |
Dec
(543) |
| 2006 |
Jan
(494) |
Feb
(431) |
Mar
(546) |
Apr
(411) |
May
(406) |
Jun
(322) |
Jul
(256) |
Aug
(401) |
Sep
(345) |
Oct
(542) |
Nov
(308) |
Dec
(481) |
| 2007 |
Jan
(427) |
Feb
(326) |
Mar
(367) |
Apr
(255) |
May
(244) |
Jun
(204) |
Jul
(223) |
Aug
(231) |
Sep
(354) |
Oct
(374) |
Nov
(497) |
Dec
(362) |
| 2008 |
Jan
(322) |
Feb
(482) |
Mar
(658) |
Apr
(422) |
May
(476) |
Jun
(396) |
Jul
(455) |
Aug
(267) |
Sep
(280) |
Oct
(253) |
Nov
(232) |
Dec
(304) |
| 2009 |
Jan
(486) |
Feb
(470) |
Mar
(458) |
Apr
(423) |
May
(696) |
Jun
(461) |
Jul
(551) |
Aug
(575) |
Sep
(134) |
Oct
(110) |
Nov
(157) |
Dec
(102) |
| 2010 |
Jan
(226) |
Feb
(86) |
Mar
(147) |
Apr
(117) |
May
(107) |
Jun
(203) |
Jul
(193) |
Aug
(238) |
Sep
(300) |
Oct
(246) |
Nov
(23) |
Dec
(75) |
| 2011 |
Jan
(133) |
Feb
(195) |
Mar
(315) |
Apr
(200) |
May
(267) |
Jun
(293) |
Jul
(353) |
Aug
(237) |
Sep
(278) |
Oct
(611) |
Nov
(274) |
Dec
(260) |
| 2012 |
Jan
(303) |
Feb
(391) |
Mar
(417) |
Apr
(441) |
May
(488) |
Jun
(655) |
Jul
(590) |
Aug
(610) |
Sep
(526) |
Oct
(478) |
Nov
(359) |
Dec
(372) |
| 2013 |
Jan
(467) |
Feb
(226) |
Mar
(391) |
Apr
(281) |
May
(299) |
Jun
(252) |
Jul
(311) |
Aug
(352) |
Sep
(481) |
Oct
(571) |
Nov
(222) |
Dec
(231) |
| 2014 |
Jan
(185) |
Feb
(329) |
Mar
(245) |
Apr
(238) |
May
(281) |
Jun
(399) |
Jul
(382) |
Aug
(500) |
Sep
(579) |
Oct
(435) |
Nov
(487) |
Dec
(256) |
| 2015 |
Jan
(338) |
Feb
(357) |
Mar
(330) |
Apr
(294) |
May
(191) |
Jun
(108) |
Jul
(142) |
Aug
(261) |
Sep
(190) |
Oct
(54) |
Nov
(83) |
Dec
(22) |
| 2016 |
Jan
(49) |
Feb
(89) |
Mar
(33) |
Apr
(50) |
May
(27) |
Jun
(34) |
Jul
(53) |
Aug
(53) |
Sep
(98) |
Oct
(206) |
Nov
(93) |
Dec
(53) |
| 2017 |
Jan
(65) |
Feb
(82) |
Mar
(102) |
Apr
(86) |
May
(187) |
Jun
(67) |
Jul
(23) |
Aug
(93) |
Sep
(65) |
Oct
(45) |
Nov
(35) |
Dec
(17) |
| 2018 |
Jan
(26) |
Feb
(35) |
Mar
(38) |
Apr
(32) |
May
(8) |
Jun
(43) |
Jul
(27) |
Aug
(30) |
Sep
(43) |
Oct
(42) |
Nov
(38) |
Dec
(67) |
| 2019 |
Jan
(32) |
Feb
(37) |
Mar
(53) |
Apr
(64) |
May
(49) |
Jun
(18) |
Jul
(14) |
Aug
(53) |
Sep
(25) |
Oct
(30) |
Nov
(49) |
Dec
(31) |
| 2020 |
Jan
(87) |
Feb
(45) |
Mar
(37) |
Apr
(51) |
May
(99) |
Jun
(36) |
Jul
(11) |
Aug
(14) |
Sep
(20) |
Oct
(24) |
Nov
(40) |
Dec
(23) |
| 2021 |
Jan
(14) |
Feb
(53) |
Mar
(85) |
Apr
(15) |
May
(19) |
Jun
(3) |
Jul
(14) |
Aug
(1) |
Sep
(57) |
Oct
(73) |
Nov
(56) |
Dec
(22) |
| 2022 |
Jan
(3) |
Feb
(22) |
Mar
(6) |
Apr
(55) |
May
(46) |
Jun
(39) |
Jul
(15) |
Aug
(9) |
Sep
(11) |
Oct
(34) |
Nov
(20) |
Dec
(36) |
| 2023 |
Jan
(79) |
Feb
(41) |
Mar
(99) |
Apr
(169) |
May
(48) |
Jun
(16) |
Jul
(16) |
Aug
(57) |
Sep
(19) |
Oct
|
Nov
|
Dec
|
| S | M | T | W | T | F | S |
|---|---|---|---|---|---|---|
|
|
|
|
|
1
(9) |
2
(6) |
3
|
|
4
|
5
(3) |
6
(2) |
7
|
8
(6) |
9
(7) |
10
(1) |
|
11
(1) |
12
(2) |
13
(5) |
14
(3) |
15
(2) |
16
(8) |
17
(1) |
|
18
|
19
|
20
(2) |
21
(2) |
22
|
23
(1) |
24
|
|
25
(2) |
26
(2) |
27
(1) |
28
|
29
(1) |
30
|
|
|
From: <sv...@va...> - 2017-06-15 13:41:29
|
Author: sewardj
Date: Thu Jun 15 14:41:22 2017
New Revision: 16446
Log:
-> 3.13.0 final
Modified:
branches/VALGRIND_3_13_BRANCH/NEWS
branches/VALGRIND_3_13_BRANCH/configure.ac
Modified: branches/VALGRIND_3_13_BRANCH/NEWS
==============================================================================
--- branches/VALGRIND_3_13_BRANCH/NEWS (original)
+++ branches/VALGRIND_3_13_BRANCH/NEWS Thu Jun 15 14:41:22 2017
@@ -254,6 +254,7 @@
(3.13.0.RC1: 2 June 2017, vex r3386, valgrind r16434)
(3.13.0.RC2: 9 June 2017, vex r3389, valgrind r16443)
+(3.13.0: 14 June 2017, vex r3396, valgrind r16446)
Modified: branches/VALGRIND_3_13_BRANCH/configure.ac
==============================================================================
--- branches/VALGRIND_3_13_BRANCH/configure.ac (original)
+++ branches/VALGRIND_3_13_BRANCH/configure.ac Thu Jun 15 14:41:22 2017
@@ -8,7 +8,7 @@
##------------------------------------------------------------##
# Process this file with autoconf to produce a configure script.
-AC_INIT([Valgrind],[3.13.0.RC2],[val...@li...])
+AC_INIT([Valgrind],[3.13.0],[val...@li...])
AC_CONFIG_SRCDIR(coregrind/m_main.c)
AC_CONFIG_HEADERS([config.h])
AM_INIT_AUTOMAKE([foreign subdir-objects])
|
|
From: <sv...@va...> - 2017-06-15 13:06:35
|
Author: iraisr
Date: Thu Jun 15 14:06:25 2017
New Revision: 3396
Log:
Intrudoce RegAllocChunk and RegAllocVec into VEX register allocator.
Now I will put this in a sleep for a while.
Modified:
branches/VEX_JIT_HACKS/priv/host_generic_reg_alloc2.c
Modified: branches/VEX_JIT_HACKS/priv/host_generic_reg_alloc2.c
==============================================================================
--- branches/VEX_JIT_HACKS/priv/host_generic_reg_alloc2.c (original)
+++ branches/VEX_JIT_HACKS/priv/host_generic_reg_alloc2.c Thu Jun 15 14:06:25 2017
@@ -166,24 +166,45 @@
RegAllocState;
typedef
- struct _RegAllocChunk {
+ struct _RegAllocVec
+ RegAllocVec;
+
+/* A union of either RegAllocState or If-Then-Else control diamond. */
+typedef
+ struct {
enum {
- Chunk,
- IfThenElse
+ Chunk, /* Processing a chunk of instructions. */
+ IfThenElse /* Processing an HInstrIfThenElse. */
} tag;
union {
+ /* A register allocator state is created based on the previous state
+ and information about instructions in the current chunk of HInstr's
+ from [ii_start .. ii_start + ii_length - 1].
+ The state is accrued by processing all instructions in this chunk.*/
struct {
- RegAllocState** states;
- UInt n_states;
- } States;
+ RegAllocState* state;
+ HInstrVec* insns_in;
+ UInt ii_start;
+ UInt ii_length;
+ };
+ /* Alternatively, we've just arrived upon HInstrIfThenElse. Process
+ fallThrough and outOfLine legs; then merge states. */
struct {
- struct _RegAllocChunk* fallThrough;
- struct _RegAllocChunk* outOfLine;
- } IfThenElse;
+ RegAllocVec* fallThrough;
+ RegAllocVec* outOfLine;
+ HInstrIfThenElse* hite;
+ };
};
}
RegAllocChunk;
+/* An expandable vector of RegAllocChunk elements. */
+struct _RegAllocVec {
+ RegAllocChunk** chunks;
+ UInt chunks_used;
+ UInt chunks_size;
+};
+
/* The allocator also maintains a redundant array of indexes
(vreg_state) from vreg numbers back to entries in rreg_state. It
is redundant because iff vreg_state[i] == j then
@@ -274,6 +295,33 @@
return state;
}
+static RegAllocChunk* create_RegAllocChunk(RegAllocState* state,
+ HInstrVec* insns_in, UInt ii_start, UInt ii_length)
+{
+ vassert(ii_start + ii_length <= insns_in->insns_used);
+
+ RegAllocChunk* chunk = LibVEX_Alloc_inline(sizeof(RegAllocChunk));
+
+ chunk->tag = Chunk;
+ chunk->state = state;
+ chunk->insns_in = insns_in;
+ chunk->ii_start = ii_start;
+ chunk->ii_length = ii_length;
+
+ return chunk;
+}
+
+static RegAllocVec* create_RegAllocVec(void)
+{
+ RegAllocVec* vec = LibVEX_Alloc_inline(sizeof(RegAllocVec));
+
+ vec->chunks_used = 0;
+ vec->chunks_size = 4;
+ vec->chunks = LibVEX_Alloc_inline(vec->chunks_size * sizeof(RegAllocChunk *));
+
+ return vec;
+}
+
/* Search forward from some given point in the incoming instruction
sequence. Point is to select a virtual register to spill, by
finding the vreg which is mentioned as far ahead as possible, in
@@ -496,33 +544,32 @@
Takes an expandable array of pointers to unallocated insns.
Returns an expandable array of pointers to allocated insns.
*/
-HInstrSB* doRegisterAllocation (
+static void doRegisterAllocation_Chunk(
/* Incoming virtual-registerised code. */
- HInstrSB* sb_in,
+ RegAllocChunk* chunk,
/* Register allocator settings. */
- const RegAllocSettings* settings
+ const RegAllocSettings* settings,
+
+ HInstrVec* insns_out
)
{
const Bool eq_spill_opt = True;
- /* The output array of instructions. */
- HInstrSB* instrs_out;
- HInstrVec *instrs_in = sb_in->insns;
+ vassert(chunk->tag == Chunk);
+ RegAllocState* state = chunk->state;
+ HInstrVec *instrs_in = chunk->insns_in;
/* Info on register usage in the incoming instruction vector.
Computed once and remains unchanged, more or less; updated
sometimes by the direct-reload optimisation. */
- HRegUsage* reg_usage_arr; /* [0 .. instrs_in->insns_used-1] */
- reg_usage_arr
- = LibVEX_Alloc_inline(sizeof(HRegUsage) * instrs_in->insns_used);
+ HRegUsage* reg_usage_arr; /* [0 .. ii_length-1] */
+ reg_usage_arr = LibVEX_Alloc_inline(sizeof(HRegUsage) * chunk->ii_length);
/* Sanity checks are expensive. They are only done periodically,
not at each insn processed. */
Bool do_sanity_check;
- vassert(0 == (settings->guest_sizeB % LibVEX_GUEST_STATE_ALIGN));
-
/* The live range numbers are signed shorts, and so limiting the
number of insns to 15000 comfortably guards against them
overflowing 32k. */
@@ -536,7 +583,7 @@
settings->ppInstr(_tmp, settings->mode64); \
vex_printf("\n\n"); \
} \
- addHInstr(instrs_out->insns, _tmp); \
+ addHInstr(insns_out, _tmp); \
} while (0)
# define PRINT_STATE \
@@ -566,13 +613,6 @@
vex_printf("\n"); \
} while (0)
-
- /* --------- Stage 0: set up output array --------- */
-
- instrs_out = newHInstrSB();
-
- RegAllocState* state = create_RegAllocState(settings, sb_in->n_vregs);
-
/* --------- Stage 1: compute vreg live ranges. --------- */
/* --------- Stage 2: compute rreg live ranges. --------- */
@@ -1597,14 +1637,65 @@
vassert(state->rreg_lrs_la_next == state->rreg_lrs_used);
vassert(state->rreg_lrs_db_next == state->rreg_lrs_used);
- return instrs_out;
-
-# undef INVALID_INSTRNO
# undef EMIT_INSTR
# undef PRINT_STATE
}
+/* Does register allocation for one HInstrVec which corresponds to
+ a RegAllocVec. */
+static void doRegisterAllocation_RegAllocVec(
+ HInstrVec* insns_in,
+ RegAllocState* state,
+ RegAllocVec* regAllocVec,
+ const RegAllocSettings* settings,
+ HInstrVec* insns_out)
+{
+ /* TODO-JIT: Scan for a contiguous chunk of instructions etc. */
+
+
+ RegAllocChunk* chunk = create_RegAllocChunk(state, insns_in, 0,
+ insns_in->insns_used);
+ doRegisterAllocation_Chunk(chunk, settings, insns_out);
+}
+
+/* A target-independent register allocator. Requires various
+ functions which it uses to deal abstractly with instructions and
+ registers, since it cannot have any target-specific knowledge.
+ These are stashed in |settings|.
+
+ Returns a new list of instructions, which, as a result of the
+ behaviour of mapRegs, will be in-place modifications of the
+ original instructions.
+
+ Requires that the incoming code has been generated using
+ vreg numbers 0, 1 .. n_vregs-1. Appearance of a vreg outside
+ that range is a checked run-time error.
+
+ Takes an HInstrSB of unallocated insns.
+ Returns an HInstrSB of allocated insns.
+*/
+HInstrSB* doRegisterAllocation(
+ /* Incoming virtual-registerised code. */
+ HInstrSB* sb_in,
+
+ /* Register allocator settings. */
+ const RegAllocSettings* settings
+)
+{
+ vassert((settings->guest_sizeB % LibVEX_GUEST_STATE_ALIGN) == 0);
+
+ RegAllocState* state = create_RegAllocState(settings, sb_in->n_vregs);
+ /* The output array of instructions. */
+ HInstrSB* sb_out = newHInstrSB();
+ sb_out->n_vregs = sb_in->n_vregs;
+
+ RegAllocVec* regAllocVec = create_RegAllocVec();
+ doRegisterAllocation_RegAllocVec(sb_in->insns, state, regAllocVec, settings,
+ sb_out->insns);
+
+ return sb_out;
+}
/*---------------------------------------------------------------*/
/*--- host_reg_alloc2.c ---*/
|