You can subscribe to this list here.
| 2002 |
Jan
|
Feb
|
Mar
|
Apr
|
May
|
Jun
|
Jul
|
Aug
|
Sep
(1) |
Oct
(122) |
Nov
(152) |
Dec
(69) |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 2003 |
Jan
(6) |
Feb
(25) |
Mar
(73) |
Apr
(82) |
May
(24) |
Jun
(25) |
Jul
(10) |
Aug
(11) |
Sep
(10) |
Oct
(54) |
Nov
(203) |
Dec
(182) |
| 2004 |
Jan
(307) |
Feb
(305) |
Mar
(430) |
Apr
(312) |
May
(187) |
Jun
(342) |
Jul
(487) |
Aug
(637) |
Sep
(336) |
Oct
(373) |
Nov
(441) |
Dec
(210) |
| 2005 |
Jan
(385) |
Feb
(480) |
Mar
(636) |
Apr
(544) |
May
(679) |
Jun
(625) |
Jul
(810) |
Aug
(838) |
Sep
(634) |
Oct
(521) |
Nov
(965) |
Dec
(543) |
| 2006 |
Jan
(494) |
Feb
(431) |
Mar
(546) |
Apr
(411) |
May
(406) |
Jun
(322) |
Jul
(256) |
Aug
(401) |
Sep
(345) |
Oct
(542) |
Nov
(308) |
Dec
(481) |
| 2007 |
Jan
(427) |
Feb
(326) |
Mar
(367) |
Apr
(255) |
May
(244) |
Jun
(204) |
Jul
(223) |
Aug
(231) |
Sep
(354) |
Oct
(374) |
Nov
(497) |
Dec
(362) |
| 2008 |
Jan
(322) |
Feb
(482) |
Mar
(658) |
Apr
(422) |
May
(476) |
Jun
(396) |
Jul
(455) |
Aug
(267) |
Sep
(280) |
Oct
(253) |
Nov
(232) |
Dec
(304) |
| 2009 |
Jan
(486) |
Feb
(470) |
Mar
(458) |
Apr
(423) |
May
(696) |
Jun
(461) |
Jul
(551) |
Aug
(575) |
Sep
(134) |
Oct
(110) |
Nov
(157) |
Dec
(102) |
| 2010 |
Jan
(226) |
Feb
(86) |
Mar
(147) |
Apr
(117) |
May
(107) |
Jun
(203) |
Jul
(193) |
Aug
(238) |
Sep
(300) |
Oct
(246) |
Nov
(23) |
Dec
(75) |
| 2011 |
Jan
(133) |
Feb
(195) |
Mar
(315) |
Apr
(200) |
May
(267) |
Jun
(293) |
Jul
(353) |
Aug
(237) |
Sep
(278) |
Oct
(611) |
Nov
(274) |
Dec
(260) |
| 2012 |
Jan
(303) |
Feb
(391) |
Mar
(417) |
Apr
(441) |
May
(488) |
Jun
(655) |
Jul
(590) |
Aug
(610) |
Sep
(526) |
Oct
(478) |
Nov
(359) |
Dec
(372) |
| 2013 |
Jan
(467) |
Feb
(226) |
Mar
(391) |
Apr
(281) |
May
(299) |
Jun
(252) |
Jul
(311) |
Aug
(352) |
Sep
(481) |
Oct
(571) |
Nov
(222) |
Dec
(231) |
| 2014 |
Jan
(185) |
Feb
(329) |
Mar
(245) |
Apr
(238) |
May
(281) |
Jun
(399) |
Jul
(382) |
Aug
(500) |
Sep
(579) |
Oct
(435) |
Nov
(487) |
Dec
(256) |
| 2015 |
Jan
(338) |
Feb
(357) |
Mar
(330) |
Apr
(294) |
May
(191) |
Jun
(108) |
Jul
(142) |
Aug
(261) |
Sep
(190) |
Oct
(54) |
Nov
(83) |
Dec
(22) |
| 2016 |
Jan
(49) |
Feb
(89) |
Mar
(33) |
Apr
(50) |
May
(27) |
Jun
(34) |
Jul
(53) |
Aug
(53) |
Sep
(98) |
Oct
(206) |
Nov
(93) |
Dec
(53) |
| 2017 |
Jan
(65) |
Feb
(82) |
Mar
(102) |
Apr
(86) |
May
(187) |
Jun
(67) |
Jul
(23) |
Aug
(93) |
Sep
(65) |
Oct
(45) |
Nov
(35) |
Dec
(17) |
| 2018 |
Jan
(26) |
Feb
(35) |
Mar
(38) |
Apr
(32) |
May
(8) |
Jun
(43) |
Jul
(27) |
Aug
(30) |
Sep
(43) |
Oct
(42) |
Nov
(38) |
Dec
(67) |
| 2019 |
Jan
(32) |
Feb
(37) |
Mar
(53) |
Apr
(64) |
May
(49) |
Jun
(18) |
Jul
(14) |
Aug
(53) |
Sep
(25) |
Oct
(30) |
Nov
(49) |
Dec
(31) |
| 2020 |
Jan
(87) |
Feb
(45) |
Mar
(37) |
Apr
(51) |
May
(99) |
Jun
(36) |
Jul
(11) |
Aug
(14) |
Sep
(20) |
Oct
(24) |
Nov
(40) |
Dec
(23) |
| 2021 |
Jan
(14) |
Feb
(53) |
Mar
(85) |
Apr
(15) |
May
(19) |
Jun
(3) |
Jul
(14) |
Aug
(1) |
Sep
(57) |
Oct
(73) |
Nov
(56) |
Dec
(22) |
| 2022 |
Jan
(3) |
Feb
(22) |
Mar
(6) |
Apr
(55) |
May
(46) |
Jun
(39) |
Jul
(15) |
Aug
(9) |
Sep
(11) |
Oct
(34) |
Nov
(20) |
Dec
(36) |
| 2023 |
Jan
(79) |
Feb
(41) |
Mar
(99) |
Apr
(169) |
May
(48) |
Jun
(16) |
Jul
(16) |
Aug
(57) |
Sep
(19) |
Oct
|
Nov
|
Dec
|
| S | M | T | W | T | F | S |
|---|---|---|---|---|---|---|
|
1
|
2
|
3
(1) |
4
(1) |
5
|
6
(1) |
7
|
|
8
|
9
(1) |
10
(4) |
11
(3) |
12
(6) |
13
(13) |
14
(1) |
|
15
(1) |
16
(3) |
17
|
18
(1) |
19
(3) |
20
(7) |
21
(5) |
|
22
|
23
(1) |
24
|
25
(3) |
26
|
27
(3) |
28
|
|
29
(1) |
30
(1) |
31
(5) |
|
|
|
|
|
From: <sv...@va...> - 2017-01-18 15:03:08
|
Author: sewardj
Date: Wed Jan 18 15:02:55 2017
New Revision: 3297
Log:
Implement:
VCVT{A,N,P,M}{.F32 d_d, .F32 q_q}
VRINT{A,N,P,M,X,Z}{.F32 d_d, .F32 q_q}
Modified:
trunk/priv/guest_arm_toIR.c
Modified: trunk/priv/guest_arm_toIR.c
==============================================================================
--- trunk/priv/guest_arm_toIR.c (original)
+++ trunk/priv/guest_arm_toIR.c Wed Jan 18 15:02:55 2017
@@ -13857,6 +13857,182 @@
/* else fall through */
}
+ /* ----------- VCVT{A,N,P,M}{.F32 d_d, .F32 q_q} ----------- */
+ /* 31 27 22 21 15 11 9 7 6 5 4 3
+ T1: 1111 11111 D 111011 Vd 00 rm op Q M 0 Vm
+ A1: 1111 00111 D 111011 Vd 00 rm op Q M 0 Vm
+
+ ARM encoding is in NV space.
+ In Thumb mode, we must not be in an IT block.
+ */
+ if (INSN(31,23) == (isT ? BITS9(1,1,1,1,1,1,1,1,1)
+ : BITS9(1,1,1,1,0,0,1,1,1))
+ && INSN(21,16) == BITS6(1,1,1,0,1,1) && INSN(11,10) == BITS2(0,0)
+ && INSN(4,4) == 0) {
+ UInt bit_D = INSN(22,22);
+ UInt fld_Vd = INSN(15,12);
+ UInt fld_rm = INSN(9,8);
+ Bool isU = INSN(7,7) == 1;
+ Bool isQ = INSN(6,6) == 1;
+ UInt bit_M = INSN(5,5);
+ UInt fld_Vm = INSN(3,0);
+
+ /* dd, nn, mm are D-register numbers. */
+ UInt dd = (bit_D << 4) | fld_Vd;
+ UInt mm = (bit_M << 4) | fld_Vm;
+
+ if (! (isQ && ((dd & 1) == 1 || (mm & 1) == 1))) {
+ /* Do this piecewise on f regs. */
+ UInt ddF = dd << 1;
+ UInt mmF = mm << 1;
+
+ if (isT) {
+ gen_SIGILL_T_if_in_ITBlock(old_itstate, new_itstate);
+ }
+ /* In ARM mode, this is statically unconditional. In Thumb mode,
+ this must be dynamically unconditional, and we've SIGILLd if not.
+ In either case we can create unconditional IR. */
+
+ UChar cvtc = '?';
+ IRRoundingMode rm = Irrm_NEAREST;
+ switch (fld_rm) {
+ /* The use of NEAREST for both the 'a' and 'n' cases is a bit of a
+ kludge since it doesn't take into account the nearest-even vs
+ nearest-away semantics. */
+ case BITS2(0,0): cvtc = 'a'; rm = Irrm_NEAREST; break;
+ case BITS2(0,1): cvtc = 'n'; rm = Irrm_NEAREST; break;
+ case BITS2(1,0): cvtc = 'p'; rm = Irrm_PosINF; break;
+ case BITS2(1,1): cvtc = 'm'; rm = Irrm_NegINF; break;
+ default: vassert(0);
+ }
+
+ IROp cvt = isU ? Iop_F64toI32U : Iop_F64toI32S;
+
+ IRTemp r0 = newTemp(Ity_F32);
+ IRTemp r1 = newTemp(Ity_F32);
+ IRTemp r2 = isQ ? newTemp(Ity_F32) : IRTemp_INVALID;
+ IRTemp r3 = isQ ? newTemp(Ity_F32) : IRTemp_INVALID;
+
+ IRExpr* rmE = mkU32((UInt)rm);
+
+ assign(r0, unop(Iop_ReinterpI32asF32,
+ binop(cvt, rmE, unop(Iop_F32toF64,
+ llGetFReg_up_to_64(mmF+0)))));
+ assign(r1, unop(Iop_ReinterpI32asF32,
+ binop(cvt, rmE, unop(Iop_F32toF64,
+ llGetFReg_up_to_64(mmF+1)))));
+ if (isQ) {
+ assign(r2, unop(Iop_ReinterpI32asF32,
+ binop(cvt, rmE, unop(Iop_F32toF64,
+ llGetFReg_up_to_64(mmF+2)))));
+ assign(r3, unop(Iop_ReinterpI32asF32,
+ binop(cvt, rmE, unop(Iop_F32toF64,
+ llGetFReg_up_to_64(mmF+3)))));
+ }
+
+ llPutFReg_up_to_64(ddF+0, mkexpr(r0));
+ llPutFReg_up_to_64(ddF+1, mkexpr(r1));
+ if (isQ) {
+ llPutFReg_up_to_64(ddF+2, mkexpr(r2));
+ llPutFReg_up_to_64(ddF+3, mkexpr(r3));
+ }
+
+ HChar rch = isQ ? 'q' : 'd';
+ UInt sh = isQ ? 1 : 0;
+ DIP("vcvt%c.%c32.f32 %c%u, %c%u\n",
+ cvtc, isU ? 'u' : 's', rch, dd >> sh, rch, mm >> sh);
+ return True;
+ }
+ /* else fall through */
+ }
+
+ /* ----------- VRINT{A,N,P,M,X,Z}{.F32 d_d, .F32 q_q} ----------- */
+ /* 31 27 22 21 15 11 9 6 5 4 3
+ T1: 1111 11111 D 111010 Vd 01 op Q M 0 Vm
+ A1: 1111 00111 D 111010 Vd 01 op Q M 0 Vm
+
+ ARM encoding is in NV space.
+ In Thumb mode, we must not be in an IT block.
+ */
+ if (INSN(31,23) == (isT ? BITS9(1,1,1,1,1,1,1,1,1)
+ : BITS9(1,1,1,1,0,0,1,1,1))
+ && INSN(21,16) == BITS6(1,1,1,0,1,0) && INSN(11,10) == BITS2(0,1)
+ && INSN(4,4) == 0) {
+ UInt bit_D = INSN(22,22);
+ UInt fld_Vd = INSN(15,12);
+ UInt fld_op = INSN(9,7);
+ Bool isQ = INSN(6,6) == 1;
+ UInt bit_M = INSN(5,5);
+ UInt fld_Vm = INSN(3,0);
+
+ /* dd, nn, mm are D-register numbers. */
+ UInt dd = (bit_D << 4) | fld_Vd;
+ UInt mm = (bit_M << 4) | fld_Vm;
+
+ if (! (fld_op == BITS3(1,0,0) || fld_op == BITS3(1,1,0))
+ && ! (isQ && ((dd & 1) == 1 || (mm & 1) == 1))) {
+ /* Do this piecewise on f regs. */
+ UInt ddF = dd << 1;
+ UInt mmF = mm << 1;
+
+ if (isT) {
+ gen_SIGILL_T_if_in_ITBlock(old_itstate, new_itstate);
+ }
+ /* In ARM mode, this is statically unconditional. In Thumb mode,
+ this must be dynamically unconditional, and we've SIGILLd if not.
+ In either case we can create unconditional IR. */
+
+ UChar cvtc = '?';
+ IRRoundingMode rm = Irrm_NEAREST;
+ switch (fld_op) {
+ /* Various kludges:
+ - The use of NEAREST for both the 'a' and 'n' cases,
+ since it doesn't take into account the nearest-even vs
+ nearest-away semantics.
+ - For the 'x' case, we don't signal inexactness.
+ */
+ case BITS3(0,1,0): cvtc = 'a'; rm = Irrm_NEAREST; break;
+ case BITS3(0,0,0): cvtc = 'n'; rm = Irrm_NEAREST; break;
+ case BITS3(1,1,1): cvtc = 'p'; rm = Irrm_PosINF; break;
+ case BITS3(1,0,1): cvtc = 'm'; rm = Irrm_NegINF; break;
+ case BITS3(0,1,1): cvtc = 'z'; rm = Irrm_ZERO; break;
+ case BITS3(0,0,1): cvtc = 'x'; rm = Irrm_NEAREST; break;
+ case BITS3(1,0,0):
+ case BITS3(1,1,0):
+ default: vassert(0);
+ }
+
+ IRTemp r0 = newTemp(Ity_F32);
+ IRTemp r1 = newTemp(Ity_F32);
+ IRTemp r2 = isQ ? newTemp(Ity_F32) : IRTemp_INVALID;
+ IRTemp r3 = isQ ? newTemp(Ity_F32) : IRTemp_INVALID;
+
+ IRExpr* rmE = mkU32((UInt)rm);
+ IROp rnd = Iop_RoundF32toInt;
+
+ assign(r0, binop(rnd, rmE, llGetFReg_up_to_64(mmF+0)));
+ assign(r1, binop(rnd, rmE, llGetFReg_up_to_64(mmF+1)));
+ if (isQ) {
+ assign(r2, binop(rnd, rmE, llGetFReg_up_to_64(mmF+2)));
+ assign(r3, binop(rnd, rmE, llGetFReg_up_to_64(mmF+3)));
+ }
+
+ llPutFReg_up_to_64(ddF+0, mkexpr(r0));
+ llPutFReg_up_to_64(ddF+1, mkexpr(r1));
+ if (isQ) {
+ llPutFReg_up_to_64(ddF+2, mkexpr(r2));
+ llPutFReg_up_to_64(ddF+3, mkexpr(r3));
+ }
+
+ HChar rch = isQ ? 'q' : 'd';
+ UInt sh = isQ ? 1 : 0;
+ DIP("vrint%c.f32.f32 %c%u, %c%u\n",
+ cvtc, rch, dd >> sh, rch, mm >> sh);
+ return True;
+ }
+ /* else fall through */
+ }
+
/* ---------- Doesn't match anything. ---------- */
return False;
|