You can subscribe to this list here.
| 2002 |
Jan
|
Feb
|
Mar
|
Apr
|
May
|
Jun
|
Jul
|
Aug
|
Sep
(1) |
Oct
(122) |
Nov
(152) |
Dec
(69) |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 2003 |
Jan
(6) |
Feb
(25) |
Mar
(73) |
Apr
(82) |
May
(24) |
Jun
(25) |
Jul
(10) |
Aug
(11) |
Sep
(10) |
Oct
(54) |
Nov
(203) |
Dec
(182) |
| 2004 |
Jan
(307) |
Feb
(305) |
Mar
(430) |
Apr
(312) |
May
(187) |
Jun
(342) |
Jul
(487) |
Aug
(637) |
Sep
(336) |
Oct
(373) |
Nov
(441) |
Dec
(210) |
| 2005 |
Jan
(385) |
Feb
(480) |
Mar
(636) |
Apr
(544) |
May
(679) |
Jun
(625) |
Jul
(810) |
Aug
(838) |
Sep
(634) |
Oct
(521) |
Nov
(965) |
Dec
(543) |
| 2006 |
Jan
(494) |
Feb
(431) |
Mar
(546) |
Apr
(411) |
May
(406) |
Jun
(322) |
Jul
(256) |
Aug
(401) |
Sep
(345) |
Oct
(542) |
Nov
(308) |
Dec
(481) |
| 2007 |
Jan
(427) |
Feb
(326) |
Mar
(367) |
Apr
(255) |
May
(244) |
Jun
(204) |
Jul
(223) |
Aug
(231) |
Sep
(354) |
Oct
(374) |
Nov
(497) |
Dec
(362) |
| 2008 |
Jan
(322) |
Feb
(482) |
Mar
(658) |
Apr
(422) |
May
(476) |
Jun
(396) |
Jul
(455) |
Aug
(267) |
Sep
(280) |
Oct
(253) |
Nov
(232) |
Dec
(304) |
| 2009 |
Jan
(486) |
Feb
(470) |
Mar
(458) |
Apr
(423) |
May
(696) |
Jun
(461) |
Jul
(551) |
Aug
(575) |
Sep
(134) |
Oct
(110) |
Nov
(157) |
Dec
(102) |
| 2010 |
Jan
(226) |
Feb
(86) |
Mar
(147) |
Apr
(117) |
May
(107) |
Jun
(203) |
Jul
(193) |
Aug
(238) |
Sep
(300) |
Oct
(246) |
Nov
(23) |
Dec
(75) |
| 2011 |
Jan
(133) |
Feb
(195) |
Mar
(315) |
Apr
(200) |
May
(267) |
Jun
(293) |
Jul
(353) |
Aug
(237) |
Sep
(278) |
Oct
(611) |
Nov
(274) |
Dec
(260) |
| 2012 |
Jan
(303) |
Feb
(391) |
Mar
(417) |
Apr
(441) |
May
(488) |
Jun
(655) |
Jul
(590) |
Aug
(610) |
Sep
(526) |
Oct
(478) |
Nov
(359) |
Dec
(372) |
| 2013 |
Jan
(467) |
Feb
(226) |
Mar
(391) |
Apr
(281) |
May
(299) |
Jun
(252) |
Jul
(311) |
Aug
(352) |
Sep
(481) |
Oct
(571) |
Nov
(222) |
Dec
(231) |
| 2014 |
Jan
(185) |
Feb
(329) |
Mar
(245) |
Apr
(238) |
May
(281) |
Jun
(399) |
Jul
(382) |
Aug
(500) |
Sep
(579) |
Oct
(435) |
Nov
(487) |
Dec
(256) |
| 2015 |
Jan
(338) |
Feb
(357) |
Mar
(330) |
Apr
(294) |
May
(191) |
Jun
(108) |
Jul
(142) |
Aug
(261) |
Sep
(190) |
Oct
(54) |
Nov
(83) |
Dec
(22) |
| 2016 |
Jan
(49) |
Feb
(89) |
Mar
(33) |
Apr
(50) |
May
(27) |
Jun
(34) |
Jul
(53) |
Aug
(53) |
Sep
(98) |
Oct
(206) |
Nov
(93) |
Dec
(53) |
| 2017 |
Jan
(65) |
Feb
(82) |
Mar
(102) |
Apr
(86) |
May
(187) |
Jun
(67) |
Jul
(23) |
Aug
(93) |
Sep
(65) |
Oct
(45) |
Nov
(35) |
Dec
(17) |
| 2018 |
Jan
(26) |
Feb
(35) |
Mar
(38) |
Apr
(32) |
May
(8) |
Jun
(43) |
Jul
(27) |
Aug
(30) |
Sep
(43) |
Oct
(42) |
Nov
(38) |
Dec
(67) |
| 2019 |
Jan
(32) |
Feb
(37) |
Mar
(53) |
Apr
(64) |
May
(49) |
Jun
(18) |
Jul
(14) |
Aug
(53) |
Sep
(25) |
Oct
(30) |
Nov
(49) |
Dec
(31) |
| 2020 |
Jan
(87) |
Feb
(45) |
Mar
(37) |
Apr
(51) |
May
(99) |
Jun
(36) |
Jul
(11) |
Aug
(14) |
Sep
(20) |
Oct
(24) |
Nov
(40) |
Dec
(23) |
| 2021 |
Jan
(14) |
Feb
(53) |
Mar
(85) |
Apr
(15) |
May
(19) |
Jun
(3) |
Jul
(14) |
Aug
(1) |
Sep
(57) |
Oct
(73) |
Nov
(56) |
Dec
(22) |
| 2022 |
Jan
(3) |
Feb
(22) |
Mar
(6) |
Apr
(55) |
May
(46) |
Jun
(39) |
Jul
(15) |
Aug
(9) |
Sep
(11) |
Oct
(34) |
Nov
(20) |
Dec
(36) |
| 2023 |
Jan
(79) |
Feb
(41) |
Mar
(99) |
Apr
(169) |
May
(48) |
Jun
(16) |
Jul
(16) |
Aug
(57) |
Sep
(19) |
Oct
|
Nov
|
Dec
|
| S | M | T | W | T | F | S |
|---|---|---|---|---|---|---|
|
|
|
|
1
|
2
|
3
|
4
|
|
5
|
6
|
7
(2) |
8
(16) |
9
|
10
|
11
(1) |
|
12
(19) |
13
(12) |
14
(15) |
15
(5) |
16
(15) |
17
(1) |
18
(15) |
|
19
|
20
(3) |
21
(1) |
22
(12) |
23
(4) |
24
(5) |
25
(15) |
|
26
(4) |
27
(12) |
28
|
29
(2) |
30
(13) |
31
(13) |
|
|
From: Carl E. L. <ce...@li...> - 2014-01-23 20:59:45
|
IBM is working on supporting a PPC Little Endian (LE) and Big Endian
(BE) storage model. I am working to port the current PPC BE to LE. In
addition to the storage model change there are some API changes with
regards to function calls. Specifically they used to store the function
entry address at in the first location of the function, followed by the
code. The first address of the function in the new API no longer has
the start address. This has resulted in my having to modify the PPC64
assembly routines in Valgrind to remove the extra load instruction so
the 64-bits worth of instructions are not loaded into the PC.
Currently when I run valgrind with the ls command, it reports that the
workload segfaults on a bad address. Specifically,
local host # valgrind ls
==2629== Memcheck, a memory error detector
==2629== Copyright (C) 2002-2013, and GNU GPL'd, by Julian Seward et al.
==2629== Using Valgrind-3.9.0 and LibVEX; rerun with -h for copyright
info
==2629== Command: ls
==2629==
==2629== Jump to the invalid address stated on the next line
==2629== at 0x38426520404C0004: ???
==2629== Address 0x38426520404c0004 is not stack'd, malloc'd or
(recently) free'd
==2629==
==2629==
==2629== Process terminating with default action of signal 11 (SIGSEGV)
==2629== Bad permissions for mapped region at address
0x38426520404C0004
==2629== at 0x38426520404C0004: ???
==2629==
==2629== HEAP SUMMARY:
==2629== in use at exit: 0 bytes in 0 blocks
==2629== total heap usage: 0 allocs, 0 frees, 0 bytes allocated
==2629==
==2629== All heap blocks were freed -- no leaks are possible
==2629==
==2629== For counts of detected and suppressed errors, rerun with: -v
==2629== ERROR SUMMARY: 1 errors from 1 contexts (suppressed: 0 from 0)
Segmentation fault
Notice the bad address is a 64-bit value which looks to me, based on
experience, to be instructions. I have looked through the assembly code
in Valgrind and at this point don't see any suspicious loads but clearly
I am missing it somewhere. I have tried multiple workloads and always
get the same segfault on the same address.
I suspect that the "bad code" is being run on the guest and is not part
of Valgrind binary running on the native machine. I have found and
fixed this type of issue in the Valgrind code running on the native
machine. I am wondering how to track what function is being run on the
guest and examine the register state after each guest instruction is
executed. Effectively, I want to single step through the execution of
the guest code one instruction at a time to see what function and where
the bad address gets generated. Any ideas? Thanks.
Carl Love
|
|
From: John R.
|
> Processor : ARM926EJ-S rev 5 (v5l)
> BogoMIPS : 215.44
> Features : swp half thumb fastmult edsp java
> CPU implementer : 0x41
> CPU architecture: 5TEJ
> CPU variant : 0x0
> CPU part : 0x926
> CPU revision : 5
>
> Hardware : DaVinci DM36x IPNC
> is it possible to port the valgrind to my hardware?
The valgrind developers have decided that armv5 is not worth the trouble.
In particular, armv5 lacks reasonable hardware support for threads.
Threads can be made to work on armv5, but it is a *LOT* of trouble.
In the US today, low-end 7-inch Android tablets with armv7 have been
sold by reputable dealers for around $100.
About October 2011 (2.3 years ago) I contributed patches which enabled
memcheck to run on armv5te for single-threaded programs. Search the
archives of this mailing list:
10/08/2011 Re: [Valgrind-developers] Valgrind on android (armv5
versus armv7) and gdbserver/vgdb
and this bug report titled "ARM v6 legacy patches":
https://bugs.kde.org/show_bug.cgi?id=276897
[Search for other similar reports, too.]
|
|
From: JeHo P. <lin...@gm...> - 2014-01-23 03:24:11
|
hellow everyone! i am beginner about valgrind, but i need it for performance tunning of my hardware it is cpu infomation of my hardware ============== # cat /proc/cpuinfo Processor : ARM926EJ-S rev 5 (v5l) BogoMIPS : 215.44 Features : swp half thumb fastmult edsp java CPU implementer : 0x41 CPU architecture: 5TEJ CPU variant : 0x0 CPU part : 0x926 CPU revision : 5 Hardware : DaVinci DM36x IPNC Revision : 0000 Serial : 0000000000000000 =============== is it possible to port the valgrind to my hardware? i am afraid the valgrind don't support ARMv5 : ( previously thanks~ |
|
From: JeHo P. <lin...@gm...> - 2014-01-23 03:23:03
|
hellow everyone! i am beginner about valgrind, but i need it for performance tunning of my hardware it is cpu infomation of my hardware ============== root@20:~# cat /proc/cpuinfo Processor : ARM926EJ-S rev 5 (v5l) BogoMIPS : 215.44 Features : swp half thumb fastmult edsp java CPU implementer : 0x41 CPU architecture: 5TEJ CPU variant : 0x0 CPU part : 0x926 CPU revision : 5 Hardware : DaVinci DM36x IPNC Revision : 0000 Serial : 0000000000000000 =============== is it possible to port the valgrind to my hardware? i am afraid the valgrind don't support ARMv5 : ( previously thanks~ |