|
From: <sv...@va...> - 2016-10-06 05:26:20
|
Author: sewardj
Date: Thu Oct 6 06:25:58 2016
New Revision: 3257
Log:
Relax the overly-restrictive implementation of
(T3) SUB{S}.W Rd, Rn, Rm, {shift}
in the case where Rn=SP, to allow |shift| values of 0,1,2,3
instead of just 0. Fixes #354274. Patch from di...@go....
Modified:
trunk/priv/guest_arm_toIR.c
Modified: trunk/priv/guest_arm_toIR.c
==============================================================================
--- trunk/priv/guest_arm_toIR.c (original)
+++ trunk/priv/guest_arm_toIR.c Thu Oct 6 06:25:58 2016
@@ -20576,10 +20576,10 @@
&& rD != 15 && rN == 13 && imm5 <= 31 && how == 0) {
valid = True;
}
- /* also allow "sub.w reg, sp, reg w/ no shift
+ /* also allow "sub.w reg, sp, reg lsl #N for N=0,1,2 or 3
(T1) "SUB (SP minus register) */
if (!valid && INSN0(8,5) == BITS4(1,1,0,1) // sub
- && rD != 15 && rN == 13 && imm5 == 0 && how == 0) {
+ && rD != 15 && rN == 13 && imm5 <= 3 && how == 0) {
valid = True;
}
if (valid) {
|