Add logic and routing timing data to device databases for supported families. Contingent on acquiring timing data from Xilinx.
Log in to post a comment.