Could you extent the tool to draw timing sequences for (switched capacitor) analog circuit design. For that i need to stretch the clk to only two cycles over the x axis and derivate other related clk signals in reference of one other.
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
Could you extent the tool to draw timing sequences for (switched capacitor) analog circuit design. For that i need to stretch the clk to only two cycles over the x axis and derivate other related clk signals in reference of one other.