Hi!
Are there any plans to support open source simulators such as Icarus verilog or Verilator? I guess UVM will be difficult, but could the non-UVM framework be supported maybe?

BR,
Per Magnus