SystemVerilog module that models the following PLA system tasks of Verilog: $a/sync$and$array $a/sync$nand$array $a/sync$or$array $a/sync$nor$array $a/sync$and$plane $a/sync$nand$plane $a/sync$or$plane $a/sync$nor$plane.

Project Activity

See All Activity >

Categories

Simulation

License

GNU General Public License version 3.0 (GPLv3)

Follow smPla

smPla Web Site

You Might Also Like
Securden Privileged Account Manager Icon
Securden Privileged Account Manager

Unified Privileged Access Management

Discover and manage administrator, service, and web app passwords, keys, and identities. Automate management with approval workflows. Centrally control, audit, monitor, and record all access to critical IT assets.
Rate This Project
Login To Rate This Project

User Reviews

Be the first to post a review of smPla!

Additional Project Details

Intended Audience

Science/Research, Engineering

User Interface

Command-line

Programming Language

VHDL/Verilog

Related Categories

VHDL/Verilog Simulation Software

Registered

2012-02-24