File | Date | Author | Commit |
---|---|---|---|
SysCon_v0.1.vhd | 2015-05-27 |
![]() |
[41602c] Inicio |
VGA_SyncGen_v0.1.vhd | 2015-05-27 |
![]() |
[41602c] Inicio |
VGApkg.vhd | 2015-05-27 |
![]() |
[41602c] Inicio |
readme.md | 2015-05-27 |
![]() |
[41602c] Inicio |
toolbar.png | 2015-05-27 |
![]() |
[41602c] Inicio |
:::vhdl
signal TXDATi : std_logic_vector(DAT_O'Range);
alias TXRDYi : std_logic is TXDATi(14);
signal RXDATi : std_logic_vector(DAT_I'Range);
alias RXRDYi : std_logic is RXDATi(15);
'''vhdl
signal TXDATi : std_logic_vector(DAT_O'Range);
alias TXRDYi : std_logic is TXDATi(14);
signal RXDATi : std_logic_vector(DAT_I'Range);
alias RXRDYi : std_logic is RXDATi(15);
´´´vhdl
signal TXDATi : std_logic_vector(DAT_O'Range);
alias TXRDYi : std_logic is TXDATi(14);
signal RXDATi : std_logic_vector(DAT_I'Range);
alias RXRDYi : std_logic is RXDATi(15);