1)I look at rapidsmith code, i see framedata, frame. but I dont see specifically where to program the bits that needed to configure internal switch matrix.
2)Which tile has switchmatrix? logic tile, IO tile, or any tile can have switch matrix?
If you would like to refer to this comment somewhere else in this project, copy and paste the following link:
https://vjordan.info/log/fpga/trying-to-understand-the-internal-encoding-of-the-routing-switch-matrix.html
1)I look at rapidsmith code, i see framedata, frame. but I dont see specifically where to program the bits that needed to configure internal switch matrix.
2)Which tile has switchmatrix? logic tile, IO tile, or any tile can have switch matrix?
1) The routing information is in a part of the bitstream that is undocumented. Since Xilinx does not document it, we can't include it in RapidSmith.
2) The switch matrix tiles are generally called "INT" or "INT_SO" depending on the architecture.