Diff of /docs/ppc64-v1_architected-events [000000] .. [93baf6]  Maximize  Restore

Switch to unified view

a b/docs/ppc64-v1_architected-events
1
<tr><td>CYCLES</td><td>   Cycles </td><td> 0</td><td>
2
</td>
3
4
</tr>
5
6
<tr><td>PM_1PLUS_PPC_CMPL</td><td>    one or more ppc instructions finished </td><td> 0</td><td>
7
</td>
8
9
</tr>
10
11
<tr><td>PM_1PLUS_PPC_DISP</td><td>    Cycles at least one Instr Dispatched </td><td> 3</td><td>
12
</td>
13
14
</tr>
15
16
<tr><td>PM_ANY_THRD_RUN_CYC</td><td>  One of threads in run_cycles </td><td> 0</td><td>
17
</td>
18
19
</tr>
20
21
<tr><td>PM_BR_MPRED_CMPL</td><td> Number of Branch Mispredicts </td><td> 3</td><td>
22
</td>
23
24
</tr>
25
26
<tr><td>PM_BR_TAKEN_CMPL</td><td> New event for Branch Taken </td><td> 1</td><td>
27
</td>
28
29
</tr>
30
31
<tr><td>PM_CYC</td><td>   Cycles </td><td> 0</td><td>
32
</td>
33
34
</tr>
35
36
<tr><td>PM_DATA_FROM_L2MISS</td><td>  Demand LD - L2 Miss (not L2 hit) </td><td> 1</td><td>
37
</td>
38
39
</tr>
40
41
<tr><td>PM_DATA_FROM_L3MISS</td><td>  Demand LD - L3 Miss (not L2 hit and not L3 hit) </td><td> 2</td><td>
42
</td>
43
44
</tr>
45
46
<tr><td>PM_DATA_FROM_MEM</td><td> data from Memory </td><td> 3</td><td>
47
</td>
48
49
</tr>
50
51
<tr><td>PM_DTLB_MISS</td><td> Data PTEG reload </td><td> 2</td><td>
52
</td>
53
54
</tr>
55
56
<tr><td>PM_EXT_INT</td><td>   external interrupt </td><td> 1</td><td>
57
</td>
58
59
</tr>
60
61
<tr><td>PM_FLOP</td><td>  Floating Point Operations Finished </td><td> 0</td><td>
62
</td>
63
64
</tr>
65
66
<tr><td>PM_FLUSH</td><td> Flush (any type) </td><td> 3</td><td>
67
</td>
68
69
</tr>
70
71
<tr><td>PM_GCT_NOSLOT_CYC</td><td>    No itags assigned </td><td> 0</td><td>
72
</td>
73
74
</tr>
75
76
<tr><td>PM_IERAT_MISS</td><td>    Cycles Instruction ERAT was reloaded </td><td> 0</td><td>
77
</td>
78
79
</tr>
80
81
<tr><td>PM_INST_DISP</td><td> Number of PPC Dispatched </td><td> 1</td><td>
82
</td>
83
84
</tr>
85
86
<tr><td>PM_INST_FROM_L3MISS</td><td>  A Instruction cacheline request resolved from a location that was beyond the local L3 cache </td><td> 2</td><td>
87
</td>
88
89
</tr>
90
91
<tr><td>PM_ITLB_MISS</td><td> ITLB Reloaded (always zero on POWER6) </td><td> 3</td><td>
92
</td>
93
94
</tr>
95
96
<tr><td>PM_L1_DCACHE_RELOAD_VALID</td><td>    DL1 reloaded due to Demand Load </td><td> 2</td><td>
97
</td>
98
99
</tr>
100
101
<tr><td>PM_L1_ICACHE_MISS</td><td>    Demand iCache Miss </td><td> 1</td><td>
102
</td>
103
104
</tr>
105
106
<tr><td>PM_LD_MISS_L1</td><td>    Load Missed L1 </td><td> 3</td><td>
107
</td>
108
109
</tr>
110
111
<tr><td>PM_LSU_DERAT_MISS</td><td>    DERAT Reloaded due to a DERAT miss </td><td> 1</td><td>
112
</td>
113
114
</tr>
115
116
<tr><td>PM_MRK_BR_MPRED_CMPL</td><td> Marked Branch Mispredicted </td><td> 2</td><td>
117
</td>
118
119
</tr>
120
121
<tr><td>PM_MRK_BR_TAKEN_CMPL</td><td> Marked Branch Taken completed </td><td> 0</td><td>
122
</td>
123
124
</tr>
125
126
<tr><td>PM_MRK_DATA_FROM_L2MISS</td><td>  sampled load resolved beyond L2 </td><td> 3</td><td>
127
</td>
128
129
</tr>
130
131
<tr><td>PM_MRK_DATA_FROM_L3MISS</td><td>  sampled load resolved beyond L3 </td><td> 1</td><td>
132
</td>
133
134
</tr>
135
136
<tr><td>PM_MRK_DATA_FROM_MEM</td><td> sampled load resolved from memory </td><td> 1</td><td>
137
</td>
138
139
</tr>
140
141
<tr><td>PM_MRK_DERAT_MISS</td><td>    Erat Miss (TLB Access) All page sizes </td><td> 2</td><td>
142
</td>
143
144
</tr>
145
146
<tr><td>PM_MRK_DTLB_MISS</td><td> sampled Instruction dtlb miss </td><td> 3</td><td>
147
</td>
148
149
</tr>
150
151
<tr><td>PM_MRK_INST_CMPL</td><td> Marked group complete </td><td> 3</td><td>
152
</td>
153
154
</tr>
155
156
<tr><td>PM_MRK_INST_DISP</td><td> The thread has dispatched a randomly sampled marked instruction </td><td> 0</td><td>
157
</td>
158
159
</tr>
160
161
<tr><td>PM_MRK_INST_FROM_L3MISS</td><td>  sampled instruction missed icache and came from beyond L3 A Instruction cacheline request for a marked/sampled instruction resolved from a location that was beyond the local L3 cache </td><td> 3</td><td>
162
</td>
163
164
</tr>
165
166
<tr><td>PM_MRK_L1_ICACHE_MISS</td><td>    sampled Instruction suffered an icache Miss </td><td> 0</td><td>
167
</td>
168
169
</tr>
170
171
<tr><td>PM_MRK_L1_RELOAD_VALID</td><td>   Sampled Instruction had a data reload </td><td> 0</td><td>
172
</td>
173
174
</tr>
175
176
<tr><td>PM_MRK_LD_MISS_L1</td><td>    Marked DL1 Demand Miss </td><td> 1</td><td>
177
</td>
178
179
</tr>
180
181
<tr><td>PM_MRK_ST_CMPL</td><td>   marked store completed and sent to nest </td><td> 2</td><td>
182
</td>
183
184
</tr>
185
186
<tr><td>PM_RUN_CYC</td><td>   Run_cycles </td><td> 5</td><td>
187
</td>
188
189
</tr>
190
191
<tr><td>PM_RUN_INST_CMPL</td><td> Run_Instructions </td><td> 4</td><td>
192
</td>
193
194
</tr>
195
196
<tr><td>PM_RUN_PURR</td><td>  Run_PURR </td><td> 3</td><td>
197
</td>
198
199
</tr>
200
201
<tr><td>PM_ST_FIN</td><td>    Store Instructions Finished </td><td> 1</td><td>
202
</td>
203
204
</tr>
205
206
<tr><td>PM_ST_MISS_L1</td><td>    Store Missed L1 </td><td> 2</td><td>
207
</td>
208
209
</tr>
210
211
<tr><td>PM_TB_BIT_TRANS</td><td>  timebase event </td><td> 2</td><td>
212
</td>
213
214
</tr>
215
216
<tr><td>PM_THRD_CONC_RUN_INST</td><td>    PPC Instructions Finished when both threads in run_cycles </td><td> 2</td><td>
217
</td>
218
219
</tr>
220
221
<tr><td>PM_THRESH_EXC_1024</td><td>   Threshold counter exceeded a value of 1024 Architecture provides a thresholding counter in MMCRA, it has a start and stop events to configure and a programmable threshold, this event increments when the threshold exceeded a count of 1024 </td><td> 2</td><td>
222
</td>
223
224
</tr>
225
226
<tr><td>PM_THRESH_EXC_128</td><td>    Architecture provides a thresholding counter in MMCRA, it has a start and stop events to configure and a programmable threshold, this event increments when the threshold exceeded a count of 128 </td><td> 3</td><td>
227
</td>
228
229
</tr>
230
231
<tr><td>PM_THRESH_EXC_2048</td><td>   Architecture provides a thresholding counter in MMCRA, it has a start and stop events to configure and a programmable threshold, this event increments when the threshold exceeded a count of 2048 </td><td> 3</td><td>
232
</td>
233
234
</tr>
235
236
<tr><td>PM_THRESH_EXC_256</td><td>    Architecture provides a thresholding counter in MMCRA, it has a start and stop events to configure and a programmable threshold, this event increments when the threshold exceeded a count of 256 </td><td> 0</td><td>
237
</td>
238
239
</tr>
240
241
<tr><td>PM_THRESH_EXC_32</td><td> Architecture provides a thresholding counter in MMCRA, it has a start and stop events to configure and a programmable threshold, this event increments when the threshold exceeded a count of 32 </td><td> 1</td><td>
242
</td>
243
244
</tr>
245
246
<tr><td>PM_THRESH_EXC_4096</td><td>   Architecture provides a thresholding counter in MMCRA, it has a start and stop events to configure and a programmable threshold, this event increments when the threshold exceeded a count of 4096 </td><td> 0</td><td>
247
</td>
248
249
</tr>
250
251
<tr><td>PM_THRESH_EXC_512</td><td>    Threshold counter exceeded a value of 512 Architecture provides a thresholding counter in MMCRA, it has a start and stop events to configure and a programmable threshold, this event increments when the threshold exceeded a count of 512 </td><td> 1</td><td>
252
</td>
253
254
</tr>
255
256
<tr><td>PM_THRESH_EXC_64</td><td> Threshold counter exceeded a value of 64 Architecture provides a thresholding counter in MMCRA, it has a start and stop events to configure and a programmable threshold, this event increments when the threshold exceeded a count of 64 </td><td> 2</td><td>
257
</td>
258
259
</tr>
260
261
<tr><td>PM_THRESH_MET</td><td>    Threshold exceeded </td><td> 0</td><td>
262
</td>
263
264
</tr>
265

Get latest updates about Open Source Projects, Conferences and News.

Sign up for the SourceForge newsletter:





No, thanks