[2925b4]: amd-events.php3  Maximize  Restore  History

Download this file

162 lines (112 with data), 3.1 kB

  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
<?php require("start_page.php3"); start_page("amd-events.php3", "AMD performance counter events"); ?>
<h2>AMD events</h2>
<p>
This is a list of all AMD CPU's performance counter event types. Please see the AMD Optimization Manual
for more details. Note that any counter can be used for any event.
</p>
<table class="eventtable">
<tr class="tablehead"><td>Name</td><td>Description</td><td>Unit mask options</td></tr>
<tr><td>RETIRED_INSNS</td><td> Retired instructions </td><td>
</td>
</tr>
<tr><td>RETIRED_OPS</td><td> Retired Ops </td><td>
</td>
</tr>
<tr><td>ICACHE_FETCHES</td><td> Instruction cache fetches) </td><td>
</td>
</tr>
<tr><td>ICACHE_MISSES</td><td> Instruction cache misses) </td><td>
</td>
</tr>
<tr><td>DATA_CACHE_ACCESSES</td><td> Data cache accesses </td><td>
</td>
</tr>
<tr><td>DATA_CACHE_MISSES</td><td> Data cache misses </td><td>
</td>
</tr>
<tr><td>DATA_CACHE_REFILLS_FROM_L2</td><td> Data cache refills from L2 </td><td>
10: (M)odified cache state
<br />
08: (O)wner cache state
<br />
04: (E)xclusive cache state
<br />
02: (S)hared cache state
<br />
01: (I)nvalid cache state
<br />
1f: all MOESI cache state
<br />
</td>
</tr>
<tr><td>DATA_CACHE_REFILLS_FROM_SYSTEM</td><td> Data cache refills from system </td><td>
10: (M)odified cache state
<br />
08: (O)wner cache state
<br />
04: (E)xclusive cache state
<br />
02: (S)hared cache state
<br />
01: (I)nvalid cache state
<br />
1f: all MOESI cache state
<br />
</td>
</tr>
<tr><td>DATA_CACHE_WRITEBACKS</td><td> Data cache write backs </td><td>
10: (M)odified cache state
<br />
08: (O)wner cache state
<br />
04: (E)xclusive cache state
<br />
02: (S)hared cache state
<br />
01: (I)nvalid cache state
<br />
1f: all MOESI cache state
<br />
</td>
</tr>
<tr><td>RETIRED_BRANCHES</td><td> Retired branches </td><td>
</td>
</tr>
<tr><td>RETIRED_BRANCHES_MISPREDICTED</td><td> Retired branches mispredicted </td><td>
</td>
</tr>
<tr><td>RETIRED_TAKEN_BRANCHES</td><td> Retired taken branches </td><td>
</td>
</tr>
<tr><td>RETIRED_TAKEN_BRANCHES_MISPREDICTED</td><td> Retired taken branches mispredicted </td><td>
</td>
</tr>
<tr><td>L1_DTLB_MISSES_L2_DTLD_HITS</td><td> L1 DTLB misses and L2 DTLB hits </td><td>
</td>
</tr>
<tr><td>L1_AND_L2_DTLB_MISSES</td><td> L1 and L2 DTLB misses </td><td>
</td>
</tr>
<tr><td>MISALIGNED_DATA_REFS</td><td> Misaligned data references </td><td>
</td>
</tr>
<tr><td>L1_ITLB_MISSES_L2_ITLB_HITS</td><td> L1 ITLB misses </td><td>
</td>
</tr>
<tr><td>L1_AND_L2_ITLB_MISSES</td><td> L1 and L2 ITLB misses </td><td>
</td>
</tr>
<tr><td>RETIRED_FAR_CONTROL_TRANSFERS</td><td> Retired far control transfers </td><td>
</td>
</tr>
<tr><td>RETIRED_RESYNC_BRANCHES</td><td> Retired resync branches </td><td>
</td>
</tr>
<tr><td>INTERRUPTS_MASKED</td><td> Interrupts masked cycles </td><td>
</td>
</tr>
<tr><td>INTERRUPTS_MASKED_PENDING</td><td> Interrupts masked while pending cycles </td><td>
</td>
</tr>
</table>
<?php require("end_page.php3"); end_page("amd-events.php3"); ?>

Get latest updates about Open Source Projects, Conferences and News.

Sign up for the SourceForge newsletter:





No, thanks