Laurens Holst - 2015-03-07

After a test with cycle-accurate timing on turboR, I have established that the required wait after an address write is exactly 11 MSX-AUDIO clock cycles.