Platform : ARM926E-J
So far my understanding is that once the code is generated and placed in the cache a software interrupt calls the cacheflush ISR. I donot have this routine implemented. Can I somehow execute the code without the need for interrupts.
Call whatever is necessary on your machine/OS to make sure that the code and data cache of your CPU are in sync.
Log in to post a comment.