Menu
▾
▴
Tree [5402fd] master / History
Read Me
Version 1.0.0 =============================================== Verilog processor and convenience maker for Notepad++ *Currently supports only ANSI module definitions* Features: Instantiate a module Insert registers/wires from a module Generate a test bench template Insert a clocked always block
