Menu

Tree [5402fd] master /
 History

HTTPS access


File Date Author Commit
 Notepad_plus_msgs.h 2014-07-18 Steve Kopman Steve Kopman [16e6d8] Initial
 NppPluginTemplate.vcproj 2014-07-18 Steve Kopman Steve Kopman [16e6d8] Initial
 NppPluginTemplate.vcxproj 2014-07-22 Steve Kopman Steve Kopman [6b40da] Added support for non-ANSI module definitions.
 NppPluginTemplate.vcxproj.filters 2014-07-18 Steve Kopman Steve Kopman [16e6d8] Initial
 NppVerilog.cpp 2014-07-18 Steve Kopman Steve Kopman [16e6d8] Initial
 NppVerilog.sdf 2014-07-31 Steve Kopman Steve Kopman [5402fd] Fixed bug where keywords in comments or I/O can...
 NppVerilog.sln 2014-07-18 Steve Kopman Steve Kopman [16e6d8] Initial
 NppVerilog.suo 2014-07-31 Steve Kopman Steve Kopman [5402fd] Fixed bug where keywords in comments or I/O can...
 PluginDefinition.cpp 2014-07-22 Steve Kopman Steve Kopman [6b40da] Added support for non-ANSI module definitions.
 PluginDefinition.h 2014-07-18 Steve Kopman Steve Kopman [16e6d8] Initial
 PluginInterface.h 2014-07-18 Steve Kopman Steve Kopman [16e6d8] Initial
 Scintilla.h 2014-07-18 Steve Kopman Steve Kopman [16e6d8] Initial
 UpgradeLog.XML 2014-07-18 Steve Kopman Steve Kopman [16e6d8] Initial
 VerilogFunctions.cpp 2014-07-31 Steve Kopman Steve Kopman [5402fd] Fixed bug where keywords in comments or I/O can...
 VerilogFunctions.h 2014-07-31 Steve Kopman Steve Kopman [5402fd] Fixed bug where keywords in comments or I/O can...
 menuCmdID.h 2014-07-18 Steve Kopman Steve Kopman [16e6d8] Initial
 no_ms_shit.props 2014-07-18 Steve Kopman Steve Kopman [16e6d8] Initial
 no_ms_shit.vsprops 2014-07-18 Steve Kopman Steve Kopman [16e6d8] Initial
 nppVerilog.rc 2014-07-18 Steve Kopman Steve Kopman [16e6d8] Initial
 readme.FIRST 2014-07-18 Steve Kopman Steve Kopman [f5cb75] Updated the GNU license file info.

Read Me

Version 1.0.0 
===============================================
Verilog processor and convenience maker for Notepad++

*Currently supports only ANSI module definitions*

Features:

Instantiate a module
Insert registers/wires from a module
Generate a test bench template
Insert a clocked always block